2020
DOI: 10.29292/jics.v12i1.445
|View full text |Cite
|
Sign up to set email alerts
|

Analysis and Design of a Low Noise Shunt-Shunt CMOS Transimpedance Amplifier for 10 Gbps Optoelectronic Receivers

Abstract: This article presents a complete design flow of a low noise transimpedance amplifier for 10 Gbps optoelectronic receivers. The proposed topology is based on the shunt-shunt structure with negative feedback. A set of equations was deduced from the frequency analysis and noise analysis. An optimization algorithm is proposed in order to maximize the bandwidth and improve the noise performance simultaneously. Experimental results shown a 51 dBΩ transimpedance gain, a 10.54 Ghz bandwidth and an input referred curre… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 20 publications
0
1
0
Order By: Relevance
“…A 10 Gb/s TIA was design using shunt-shunt peaking to increase the bandwidth (Ponchet et al , 2017). Moreover, the inductor consumes larger chip area and higher power consumption, and hence the performance of this TIA was not good for low power application.…”
Section: Related Workmentioning
confidence: 99%
“…A 10 Gb/s TIA was design using shunt-shunt peaking to increase the bandwidth (Ponchet et al , 2017). Moreover, the inductor consumes larger chip area and higher power consumption, and hence the performance of this TIA was not good for low power application.…”
Section: Related Workmentioning
confidence: 99%