System-on-Chip: Next Generation Electronics 2006
DOI: 10.1049/pbcs018e_ch3
|View full text |Cite
|
Sign up to set email alerts
|

Analysis and optimisation of heterogeneous real-time embedded systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2009
2009
2009
2009

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 18 publications
0
1
0
Order By: Relevance
“…Scheduling during or after mapping too has been extensively treated in the literature [19,20]. There also International Journal of Reconfigurable Computing 3 have been efforts to map tasks in a way that optimizes for power [21], reduces chip temperature at run time [22], or minimizes interprocessor communications [23].…”
Section: Related Workmentioning
confidence: 99%
“…Scheduling during or after mapping too has been extensively treated in the literature [19,20]. There also International Journal of Reconfigurable Computing 3 have been efforts to map tasks in a way that optimizes for power [21], reduces chip temperature at run time [22], or minimizes interprocessor communications [23].…”
Section: Related Workmentioning
confidence: 99%