2019 IEEE International Conference on Design &Amp; Test of Integrated Micro &Amp; Nano-Systems (DTS) 2019
DOI: 10.1109/dtss.2019.8914911
|View full text |Cite
|
Sign up to set email alerts
|

Analysis and Optimization of RF Front-End for MICS Band Receiver

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2

Citation Types

0
2
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 3 publications
0
2
0
Order By: Relevance
“…A clearly defined impedance for wideband matching at the RF input port may be readily achieved by setting the transconductance of M1 to 50Ω. The CG stage has greater linearity than the CS stage [21]. The PMOS M3 and M4 transistors configured as load enable the maximum gain and minimize the NF.…”
Section: Lna Circuit Designmentioning
confidence: 99%
See 1 more Smart Citation
“…A clearly defined impedance for wideband matching at the RF input port may be readily achieved by setting the transconductance of M1 to 50Ω. The CG stage has greater linearity than the CS stage [21]. The PMOS M3 and M4 transistors configured as load enable the maximum gain and minimize the NF.…”
Section: Lna Circuit Designmentioning
confidence: 99%
“…Indeed, to attain the best performance, a suitable scaling of the CS stage is required not only for a low NF but also for low distortion. The nonlinearity of transconductance 𝑔 π‘š2 and output conductance 𝑔 𝑑𝑠2 is the principal cause of this distortion in addition to the dependence of 𝑔 π‘š2 on the drain source bias voltage [21]. Moreover, the best LNA linearity performance is obtained if the CS stage has a good linearity.…”
Section: Lna Circuit Designmentioning
confidence: 99%