2017 International Symposium on VLSI Design, Automation and Test (VLSI-DAT) 2017
DOI: 10.1109/vlsi-dat.2017.7939688
|View full text |Cite
|
Sign up to set email alerts
|

Analysis and reduction of SRAM PUF Bit Error Rate

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
0
0

Year Published

2017
2017
2024
2024

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 13 publications
(1 citation statement)
references
References 5 publications
0
0
0
Order By: Relevance
“…A bit error rate (BER) of at least 10 −6 is assumed to be adequate for any realistic application [9]. Since the initial values of SRAM at start-up impose a higher BER (10% and more), techniques using error correction codes (ECCs) [7], pre-selection methods [10], or hardening [11] are used to reduce the BER of the PUF. The deployment of the first two techniques proceeds in two phases, enrollment and reconstruction.…”
Section: B Applicationsmentioning
confidence: 99%
“…A bit error rate (BER) of at least 10 −6 is assumed to be adequate for any realistic application [9]. Since the initial values of SRAM at start-up impose a higher BER (10% and more), techniques using error correction codes (ECCs) [7], pre-selection methods [10], or hardening [11] are used to reduce the BER of the PUF. The deployment of the first two techniques proceeds in two phases, enrollment and reconstruction.…”
Section: B Applicationsmentioning
confidence: 99%