2002
DOI: 10.1006/jpdc.2001.1805
|View full text |Cite
|
Sign up to set email alerts
|

Analysis and Simulation of Mixed-Technology VLSI Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2009
2009
2018
2018

Publication Types

Select...
4
3

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(5 citation statements)
references
References 48 publications
(56 reference statements)
0
5
0
Order By: Relevance
“…Several parallel simulators of electronic circuits have been developed recently, such as Xyce [4], TITAN [5], and SEAMS [6]. FineSim Spice from Magma Inc. is a commercial transistorlevel circuit simulator for mixed-signal SoCs that can run over distributed networks or multi-CPU workstations [7].…”
Section: Related Workmentioning
confidence: 99%
See 2 more Smart Citations
“…Several parallel simulators of electronic circuits have been developed recently, such as Xyce [4], TITAN [5], and SEAMS [6]. FineSim Spice from Magma Inc. is a commercial transistorlevel circuit simulator for mixed-signal SoCs that can run over distributed networks or multi-CPU workstations [7].…”
Section: Related Workmentioning
confidence: 99%
“…The amount of parallelism inherent to the circuit limits the partitioning success [6] and some of the algorithms give good results only on mutually independent subcircuits. However, in typical ICs, the elements are highly connected including strong feed-back signals, and partitioning generates many connections between the partitions causing significant inter-partition load and consequently longer simulation runtimes.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…However, the computation of outputs takes some time at the cosimulator and new tokens remain pending for next simulation iteration. This latency by virtue of the nature of TDF dataflow takes care of time warp problems in simulations: rolling back [38], lazy re-evaluation [39], cancellation [40], runahead (e.g., Calaveras algorithm by Synopsys); and slower lock-step algorithm in selecting smallest step for forced synchronization. The execution order of each TDF block is preset and the graph is cyclically directed; the cosimulator follows the order determined by SystemC AMS static scheduler at elaboration [33].…”
Section: Synchronizationmentioning
confidence: 99%
“…While some effort on distributed VHDL simulation had been made [8], [10], [11], this was not the case for Verilog. DVS [9] was the first environment for parallel Verilog simulation.…”
Section: Introductionmentioning
confidence: 98%