Analysis of Approaches for Synthesis of Networks-on-chip by Using Circulant Topologies

Romanov, A. Yu.; Amerikanov, Aleksandr A.; Lezhnev, E. V.

doi:10.1088/1742-6596/1050/1/012071

Cited by 5 publications

(1 citation statement)

References 30 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…With the proposed technique, due to cosimulation, results are obtained on the prototype, and the dependence of the time to obtain results on the size of the network is expressed in terms of the path length required for a packet to traverse, as well as the clock frequency of the prototype. The diameter for topologies with increasing number of nodes grows in a stepwise manner rather than linearly, as shown in [51]. For this reason, the increase in the time required to obtain results using the proposed technique should also increase in jumps.…”

Section: B Methodology For Automated End-to-end Noc Designmentioning

confidence: 99%

Electronic Computer-Aided Design for Low-Level Modeling of Networks-on-Chip

Lezhnev,

Zunin,

Amerikanov

et al. 2024

IEEE Access

View full text Add to dashboard Cite

This article proposes a Network-on-Chip (NoC) communication subsystem model on the basis of which the Electronic Computer-Aided Design (ECAD) architecture in the form of software is implemented. It makes it possible to automate the process of preparing and generating an HDL description of the NoC model in the Verilog language. It is shown that not in all cases it is required to model the entire NoC. Often, it is necessary to model its certain parts, such as a communication subsystem, routing algorithm, and traffic control system. The developed model allows modeling a parameterized NoC communication subsystem to obtain an estimate of the consumed logical blocks and registers required for prototyping the communication subsystem. All components of the communication subsystem are implemented as separate modules due to which the hardware costs for adding the necessary components for the study are reduced because of the absence of the need to completely rework the model program code every time. The effectiveness of using the developed ECAD and low-level modeling automation methods to study the work of routing algorithms for NoC topologies is demonstrated.INDEX TERMS electronic computer-aided design (ECAD), HDL, network-on-chip (NoC), modeling, RTL.

show abstract

Section: B Methodology For Automated End-to-end Noc Designmentioning

confidence: 99%