2020
DOI: 10.1109/access.2020.3042313
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of High-Failure Mechanism Based on Gate-Controlled Device for Electro-Static Discharge Protection

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2022
2022
2022
2022

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 20 publications
0
1
0
Order By: Relevance
“…Harsh application environments and complex electronic systems bring great challenges to the design of on-chip electrostatic discharge (ESD) protection [1][2][3]. ESD protection of automotive communication ports usually requires high holding voltage (V h ) to avoid circuit latch-up and high failure current (I t2 ) to have good ESD robustness [4][5][6]. In practical electrostatic protection schemes, transient voltage suppressor (TVS) devices integrated on the chip are generally used.…”
Section: Introductionmentioning
confidence: 99%
“…Harsh application environments and complex electronic systems bring great challenges to the design of on-chip electrostatic discharge (ESD) protection [1][2][3]. ESD protection of automotive communication ports usually requires high holding voltage (V h ) to avoid circuit latch-up and high failure current (I t2 ) to have good ESD robustness [4][5][6]. In practical electrostatic protection schemes, transient voltage suppressor (TVS) devices integrated on the chip are generally used.…”
Section: Introductionmentioning
confidence: 99%