2021 4th International Symposium on Advanced Electrical and Communication Technologies (ISAECT) 2021
DOI: 10.1109/isaect53699.2021.9668607
|View full text |Cite
|
Sign up to set email alerts
|

Analysis of the acceleration of deep learning inference models on a heterogeneous architecture based on OpenVINO

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2023
2023
2024
2024

Publication Types

Select...
1
1
1

Relationship

1
2

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…YOLOv4 GEMM operations are implemented on DE5a-Net DDR4, enabling highspeed data processing with high-performance Intel Arria 10 FPGAs. The board includes 16 GB of DDR4 memory running at over 75 Gbps, allowing data transfer up to 7.876 Gbps over PCIe Gen 3 × 8 between the board and the host PC [34]. In addition to these features, the host PC is equipped with an 8-core Intel Xeon Silver 4108 processor that runs at a basic frequency of 1.8 GHz.…”
Section: Resultsmentioning
confidence: 99%
“…YOLOv4 GEMM operations are implemented on DE5a-Net DDR4, enabling highspeed data processing with high-performance Intel Arria 10 FPGAs. The board includes 16 GB of DDR4 memory running at over 75 Gbps, allowing data transfer up to 7.876 Gbps over PCIe Gen 3 × 8 between the board and the host PC [34]. In addition to these features, the host PC is equipped with an 8-core Intel Xeon Silver 4108 processor that runs at a basic frequency of 1.8 GHz.…”
Section: Resultsmentioning
confidence: 99%