Analytical Stability Modeling for CMOS Latches in Low Voltage Operation

Kamakari, Tatsuya; Shiomi, Junichiro; Ishihara, Tohru; Onodera, Hidetoshi

doi:10.1587/transfun.e99.a.2463

Search citation statements

Order By: Relevance

Paper Sections

Select...

Latch Circuit With Clocked Inverter For Ultra-low Voltage1

Citation Types

Supporting

Mentioning

Contrasting

Year Published

2018

2023

Publication Types

Select...

Other3

Article1

Relationship

Self Cite0

Independent4

Authors

Journals

Cited by 4 publications

(1 citation statement)

References 17 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…As a latch circuit used in TDC for ultra-low voltage, we propose to employ a latch circuit using a clocked inverter (CINV latch) [10] shown in Fig. 6.…”

Section: Latch Circuit With Clocked Inverter For Ultra-low Voltagementioning

confidence: 99%

Untitled

2023

IJCI

View full text Add to dashboard Cite

This paper proposes a Time-to-Digital Converter (TDC) based temperature sensor that aims to operate with an ultra-low voltage electromotive force for IoT applications with energy harvesting. Sub-threshold circuit design was exploited for the operation at ultra-low supply voltage. The proposed circuit uses the characteristics of leakage current for temperature measurement. The virtual ground node in the proposed sensor is charged up by leakage current and the charging time changes with the temperature. To measure the temperature-dependent charging time, we used a buffer-chain based TDC to achieve ultra-low voltage operation. Simulation results demonstrated that the minimum supply voltage for the proposed circuit is 0.15V. The power consumption is 407nW and sensing time is 180ns at 25℃. The measurable temperature range is from -40℃ to 85℃. The proposed circuit was designed with Renesas SOTB 65nm process. Simulation evaluation was conducted using HSPICE.

show abstract

“…As a latch circuit used in TDC for ultra-low voltage, we propose to employ a latch circuit using a clocked inverter (CINV latch) [10] shown in Fig. 6.…”

Section: Latch Circuit With Clocked Inverter For Ultra-low Voltagementioning

confidence: 99%