Application based on dynamic reconfiguration of field-programmable gate arrays: JPEG 2000 arithmetic decoder

Abstract

This paper describes the implementation of a part of the JPEG 2000 algorithm ͑MQ decoder and arithmetic decoder͒ on a fieldprogrammable gate array ͑FPGA͒ board by using dynamic reconfiguration. A comparison between static and dynamic reconfiguration is presented, and new analysis criteria ͑spatiotemporal efficiency, logic cost, and performance time͒ have been defined. The MQ decoder and arithmetic decoder are attractive for dynamic reconfiguration implementation in applications without parallel processing. This implementation is done on an architecture designed to study the dynamic reconfiguration of FPGAs: the ARDOISE architecture. The obtained implementation, based on four partial configurations of the arithmetic decoder, allows one to reduce the number of logic cells significantly ͑by 57%͒ in comparison with static implementation. © 2005 Society of Photo-Optical Instrumentation Engineers.