2011 International Conference on Computational Intelligence and Communication Networks 2011
DOI: 10.1109/cicn.2011.42
|View full text |Cite
|
Sign up to set email alerts
|

Architecture and Implementation of Attribute Reduction Algorithm Using Binary Discernibility Matrix

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2014
2014
2022
2022

Publication Types

Select...
3
1
1

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(2 citation statements)
references
References 6 publications
0
2
0
Order By: Relevance
“…Hardware implementation of the reduct generation problem is described in [43]. Authors designed and implemented a reduct calculation block that utilizes the binary discernibility matrix and put them into the rough set processor used for the robotics application.…”
Section: Hardware Approaches For Finding Reductsmentioning
confidence: 99%
“…Hardware implementation of the reduct generation problem is described in [43]. Authors designed and implemented a reduct calculation block that utilizes the binary discernibility matrix and put them into the rough set processor used for the robotics application.…”
Section: Hardware Approaches For Finding Reductsmentioning
confidence: 99%
“…Tiwari et.al in their work [27] presented architecture for computing reduct using binary discernibility matrix. They have used Xilinx software and Spartan 3 FPGA.…”
Section: G Kstiwari's Etal Hardware Implementationmentioning
confidence: 99%