Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications

Revathi, P.; Rao, M. Venkateswara; Locharla, Govinda Rao

doi:10.1016/j.protcy.2012.10.044

Cited by 2 publications

(3 citation statements)

References 9 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Figure 5 shows the architecture of the improved atan-CORDIC with the fast magnitude estimator and the input magnification. A difference compared to other CORDIC optimizations and CORDIC architectures in the literature [7][8][9][14][15][16] is the maintenance of the standard CORDIC core, to which we add a low-complexity pre-processing unit, working on the input ranges, thus minimizing the overall circuit complexity overhead. When the Mk area for a point is known, a shift factor (SFk) is selected and applied to the x 0 and y 0 input coordinates in a way that the magnified coordinates reach the M1 area or the M2 area.…”

Section: Fast Magnitude Estimator and Improved Cordic Architecturementioning

confidence: 99%

“…For example, it is at the core of the phase calculation of complex-envelope signals from the in-phase and quadrature components in communication systems, or for angular position measurement in automotive applications, or for phase computation in power systems control and in AC circuit analysis [5][6][7][8][9]. Although the standard CORDIC algorithm is well known in literature, its efficient implementation in terms of computation accuracy and with low overheads in terms of circuit complexity and power consumption is still an open issue [6][7][8][9][10][11][12][13][14][15][16]. To this aim, both full-custom (ASIC in [6]) and semi-custom (IP macrocells synthesizable on FPGA or standard-cell technologies in [8,9,16]) approaches have been followed in the literature.…”

Section: Introductionmentioning

confidence: 99%

“…Although the standard CORDIC algorithm is well known in literature, its efficient implementation in terms of computation accuracy and with low overheads in terms of circuit complexity and power consumption is still an open issue [6][7][8][9][10][11][12][13][14][15][16]. To this aim, both full-custom (ASIC in [6]) and semi-custom (IP macrocells synthesizable on FPGA or standard-cell technologies in [8,9,16]) approaches have been followed in the literature. Due to the need for flexibility in modern embedded systems, the design of a synthesizable IP is proposed in this work.…”

Section: Introductionmentioning

confidence: 99%

See 2 more Smart Citations

Real-Time and High-Accuracy Arctangent Computation Using CORDIC and Fast Magnitude Estimation

2017

View full text Add to dashboard Cite

This paper presents an improved VLSI (Very Large Scale of Integration) architecture for real-time and high-accuracy computation of trigonometric functions with fixed-point arithmetic, particularly arctangent using CORDIC (Coordinate Rotation Digital Computer) and fast magnitude estimation. The standard CORDIC implementation suffers of a loss of accuracy when the magnitude of the input vector becomes small. Using a fast magnitude estimator before running the standard algorithm, a pre-processing magnification is implemented, shifting the input coordinates by a proper factor. The entire architecture does not use a multiplier, it uses only shift and add primitives as the original CORDIC, and it does not change the data path precision of the CORDIC core. A bit-true case study is presented showing a reduction of the maximum phase error from 414 LSB (angle error of 0.6355 rad) to 4 LSB (angle error of 0.0061 rad), with small overheads of complexity and speed. Implementation of the new architecture in 0.18 µm CMOS technology allows for real-time and low-power processing of CORDIC and arctangent, which are key functions in many embedded DSP systems. The proposed macrocell has been verified by integration in a system-on-chip, called SENSASIP (Sensor Application Specific Instruction-set Processor), for position sensor signal processing in automotive measurement applications.

show abstract

Section: Fast Magnitude Estimator and Improved Cordic Architecturementioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

Section: Introductionmentioning

confidence: 99%

See 1 more Smart Citation

Real-Time and High-Accuracy Arctangent Computation Using CORDIC and Fast Magnitude Estimation

2017

View full text Add to dashboard Cite

show abstract

Jenerik Cordıc Algoritmasının Fpga’da Donanımsal Gerçeklenmesi

Şahin¹,

Savaş²

2017

SAÜ Fen Bilimleri Enstitüsü Dergisi

View full text Add to dashboard Cite

ÖZTrigonometrik, logaritmik, hiperbolik vb. matematiksel fonksiyonlarının donanımsal gerçeklenmesi sıklıkla kullanılmaktadır. Bu fonksiyonların donanımsal gerçeklenmesi yöntemlerden biri olan CORDIC algoritması donanım kaynağı, güç tüketimi açısından ön plana çıkmaktadır. Çalışmada sinyal işleme uygulamalarında kullanmak amacıyla döndürme ve vektörelmodlarda dairesel açı dönüşümleri kullanan Jenerik CORDIC algoritmasının FPGA'degerçeklenmesi anlatılmıştır. Uygulamada farklı iterasyon değerlerinde ve veri uzunluklarında sentez sonuçlarıyla birlikte gerçekleme sonucunda ortalama karesel hata değerleri karşılaştırmalı olarak verilmiştir. Sonuçlarda, sabit çarpan değerinde iterasyon sayısının donanımsal gerçeklemeyi etkilemediği ve sabit iterasyon değerinde çarpan değeri arttıkça çıkışta elde edilen sonuçların hata değerlerinin azaldığı gözlemlenmiştir. Gerçeklemede Xilinx firmasına ait Artix-7 FPGA XC7A100T-1CSG324C FPGA entegresi kullanılmıştır. Anahtar Kelimeler: CORDIC, döndürme modu, vektörel mod, FPGAHardware iplementation of generic CORDIC algorithm on FPGA ABSTRACT Trigonometric, exponential, logarithmic, hyperbolic and several other mathematical functions, are frequently used in hardware implementation applications. CORDIC algorithm, which is a widely used method for hardware implementation of these functions due to its efficient space utilization and low power consumption. In this study, FPGA hardware implementation of rotation angle conversion and circular vector mode CORDIC algorithm for signal processing applications is described. The resulting mean squared error values are provided with respect to different data lengths and different iterations. In this study, the target implmentation platform is Xilinx Artix-7 FPGA platform.

show abstract

Architecture Design and FPGA Implementation of CORDIC Algorithm for Fingerprint Recognition Applications

Cited by 2 publications

References 9 publications

Real-Time and High-Accuracy Arctangent Computation Using CORDIC and Fast Magnitude Estimation

Real-Time and High-Accuracy Arctangent Computation Using CORDIC and Fast Magnitude Estimation

Jenerik Cordıc Algoritmasının Fpga’da Donanımsal Gerçeklenmesi

Contact Info

Product

Resources

About