2009 European Control Conference (ECC) 2009
DOI: 10.23919/ecc.2009.7074394
|View full text |Cite
|
Sign up to set email alerts
|

ASIC and FPGA implementation strategies for Model Predictive Control

Abstract: This paper considers the system architecture and design issues for implementation of on-line Model Predictive Control (MPC) in Field Programmable Gate Arrays (FPGAs) and Application SpecificI n t egrated Circuits (ASICs). In particular, the computationally itensive tasks of fast matrix QR factorisation, and subsequent sequential quadratic programming, are addressed for control law computation. An important aspect of this work is the study of appropriate data wordlengths for various essential stages of the over… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
17
0

Year Published

2010
2010
2020
2020

Publication Types

Select...
6
1
1

Relationship

0
8

Authors

Journals

citations
Cited by 28 publications
(17 citation statements)
references
References 17 publications
0
17
0
Order By: Relevance
“…Existing work on hardware implementation of optimization solvers can be grouped into those that use interior-point methods [2]- [4] and those that use active-set methods [5], [6]. The major difference is that our approach can efficiently handle optimization problems that are several orders of magnitude larger than what has been presented in previous works.…”
Section: Introductionmentioning
confidence: 85%
“…Existing work on hardware implementation of optimization solvers can be grouped into those that use interior-point methods [2]- [4] and those that use active-set methods [5], [6]. The major difference is that our approach can efficiently handle optimization problems that are several orders of magnitude larger than what has been presented in previous works.…”
Section: Introductionmentioning
confidence: 85%
“…This paper is concerned with facilitating applications of MPC in which computational complexity, in particular computation time, is likely to be an issue. One can foresee that applications to embedded systems, with the MPC algorithm implemented in a chip or an FPGA [5,13,14,17], are likely to run up against this problem.…”
Section: The Basic Ideamentioning
confidence: 99%
“…Existing work on hardware implementation of optimization solvers can be grouped into those that use interior-point methods [21]- [24] and those that use active-set methods [25], [26]. The suitability of each method for FPGA implementation was studied in [27], highlighting the advantages of interior-point methods for large problems.…”
Section: Related Workmentioning
confidence: 99%
“…However, we will show that if the structure of the QPs arising in MPC is taken into account, we can reach different conclusions as to the location of the computational bottleneck. The hardware implementation of sequential quadratic programming for nonlinear MPC was considered in [25], where the sources of parallelism in an active-set method were identified. The trade-off between data wordlength, computational speed and quality of the applied control was explored in an experimental manner.…”
Section: Related Workmentioning
confidence: 99%