2013 IEEE 16th International Symposium on Design and Diagnostics of Electronic Circuits &Amp; Systems (DDECS) 2013
DOI: 10.1109/ddecs.2013.6549828
|View full text |Cite
|
Sign up to set email alerts
|

Assertion based verification using PSL-like properties in Haskell

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2014
2014
2021
2021

Publication Types

Select...
4
1

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
(2 citation statements)
references
References 1 publication
0
2
0
Order By: Relevance
“…Other research studies have been proposed for the specification of software systems using formal methods. Model verification activity 19 is performed to ensure the correctness of model. Formal verification means that any errors found in the design of the system should be corrected.…”
Section: Architecture Refinementmentioning
confidence: 99%
“…Other research studies have been proposed for the specification of software systems using formal methods. Model verification activity 19 is performed to ensure the correctness of model. Formal verification means that any errors found in the design of the system should be corrected.…”
Section: Architecture Refinementmentioning
confidence: 99%
“…[7][8][9][10]). However, very few efforts [11][12][13][14] have been made to represent the dynamic verification aspects at higher abstraction level. Consequently, system design has been developed through MBSE and a separate approach is developed for dynamic design verification.…”
Section: Introductionmentioning
confidence: 99%