2017
DOI: 10.1007/s11241-017-9272-9
|View full text |Cite
|
Sign up to set email alerts
|

Attacking the one-out-of-m multicore problem by combining hardware management with mixed-criticality provisioning

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

1
13
0

Year Published

2017
2017
2022
2022

Publication Types

Select...
4
2
1

Relationship

1
6

Authors

Journals

citations
Cited by 34 publications
(14 citation statements)
references
References 30 publications
1
13
0
Order By: Relevance
“…Our measurements for several benchmark programs on our Cortex A9 platform exhibit similar behavior [12]. We note three properties that directly follow from this assumption.…”
Section: Linear Programmingsupporting
confidence: 54%
See 2 more Smart Citations
“…Our measurements for several benchmark programs on our Cortex A9 platform exhibit similar behavior [12]. We note three properties that directly follow from this assumption.…”
Section: Linear Programmingsupporting
confidence: 54%
“…In a companion paper [12], we describe how these features were implemented and present experiments that demonstrate the virtues of the supported isolation mechanisms in MC systems. In that effort, we considered a single generic LLC allocation strategy.…”
Section: MCmentioning
confidence: 99%
See 1 more Smart Citation
“…Previous work has also explored hardware-based approaches to dynamically allocate cache partitions to tasks, e.g., using the PL310 cache controller [27] or the Intel's CAT [32]. Some techniques also combine software and hardware approaches to support finer-granularity partitions [8,16]. However, these techniques cannot be directly applied to virtualization platforms.…”
Section: Related Workmentioning
confidence: 99%
“…We reserved cache partitions 0-7 (CBM bitmask 0×000FF) to CPU1 and partitions 8-15 (CBM bitmask 0×0FF00) to CPU2. We flushed the entire cache initially, and mitigated potential interference to CPU1 and CPU2 by moving all system services to the remaining cores and assigning to them the remaining partitions (partitions [16][17][18][19]. We created a periodic task that sequentially accesses a 4MB array.…”
Section: Cache Lookup Controlmentioning
confidence: 99%