2019
DOI: 10.2298/sjee1901001f
|View full text |Cite
|
Sign up to set email alerts
|

Benchmarking of phase lock loop based synchronization algorithms for grid-tied inverter

Abstract: In renewable energy-based generation sources a phase locked loop is one of the most popular synchronization techniques. A rapid and precise grid voltage phase and frequency estimation under a wide spectrum of possible grid disturbances is its main objective. This paper compares popular grid synchronization algorithms on grid voltage anomalies. The compared algorithms are divided in three groups: without filtering, with filtering in synchronous reference frame and with filtering in stationary reference frame. T… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
4
1

Citation Types

0
9
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
4
2
1

Relationship

1
6

Authors

Journals

citations
Cited by 7 publications
(9 citation statements)
references
References 8 publications
0
9
0
Order By: Relevance
“…The Laplace complex variable is denoted with p, expected fundamental frequency with ω ff , fundamental frequency correction signal with ∆ω, and the error signal (output of the inverse tangent function) with e(p). The phase-locked loop typically consists of a phase detector (PD) that generates a signal with phase error information, LF for a phase error elimination, and a frequency/phase generation block called the voltage-controlled oscillator (VCO) [5,[7][8][9][10]. The most commonly used LF is a proportional-integral (PI) controller, and in this paper, the parallel form with the proportional gain k p and the integral time constant T i was chosen.…”
Section: Srf-pll Small-signal Modelmentioning
confidence: 99%
See 3 more Smart Citations
“…The Laplace complex variable is denoted with p, expected fundamental frequency with ω ff , fundamental frequency correction signal with ∆ω, and the error signal (output of the inverse tangent function) with e(p). The phase-locked loop typically consists of a phase detector (PD) that generates a signal with phase error information, LF for a phase error elimination, and a frequency/phase generation block called the voltage-controlled oscillator (VCO) [5,[7][8][9][10]. The most commonly used LF is a proportional-integral (PI) controller, and in this paper, the parallel form with the proportional gain k p and the integral time constant T i was chosen.…”
Section: Srf-pll Small-signal Modelmentioning
confidence: 99%
“…In the events of phase jumps or voltage sags, SRF-PLL can have a high overshoot of estimated frequency that can lead to the unexpected tripping operation of RES protection, thus disconnecting the RESs from the grid [6]. Reduction of overshoot and the amplitude of oscillations with unbalanced voltage sags can be achieved with the reduction of SRF-PLL bandwidth, resulting in precise but slow synchronization [7]. The problem of unbalanced voltage is overcome by a novel cross-feedback decoupling network used for positive and negative sequence fundamental component extraction in a synchronization structure called the decoupled double synchronous reference frame PLL (DDSRF-PLL) [7,8].…”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations
“…All these synchronization methods give satisfactory results in normal conditions with no noise neither disturbances in grid voltages. But in real situation, different factors in the grid could cause the presence of harmonics, voltage sags, swells, unbalances, DC offset in real voltages, in [12] are presented some grid voltages disturbances that can affect the ability of the PLL to track and estimate the precise grid phase and frequency. Several research papers have been published as part of the improvement of conventional synchronization methods in order to have a better stability and fast synchronization in case of grid disturbances.…”
Section: Introductionmentioning
confidence: 99%