Bidirectional Virtual Bit-slice Synchronizer: A Scalable Solution for Hardware-level Barrier Synchronization

Abstract

In the study, a new distributed hardware-level method for barrier synchronization of parallel processes in a mesh-connected parallel system is presented, which is based on the use of a virtually sliced barrier control network timed by two bidirectional clock pulse waves originating from the corner processors of the mesh.