2019
DOI: 10.1109/tcsi.2019.2894441
|View full text |Cite
|
Sign up to set email alerts
|

Boundary Scan Extension for Testing Distributed Reconfigurable Hardware Systems

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2024
2024
2024
2024

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(2 citation statements)
references
References 23 publications
0
2
0
Order By: Relevance
“…The values of matrix elements p ij and p ji are equal, indicating the probability of a short-circuit fault occurring between the network numbered i and the network numbered j, and their values are calculated according to Equation (2).…”
Section: Constructing the Probability Model Of Typical Faultsmentioning
confidence: 99%
See 1 more Smart Citation
“…The values of matrix elements p ij and p ji are equal, indicating the probability of a short-circuit fault occurring between the network numbered i and the network numbered j, and their values are calculated according to Equation (2).…”
Section: Constructing the Probability Model Of Typical Faultsmentioning
confidence: 99%
“…The boundary scan test is an advanced technique for digital circuit fault detection, which is widely used in large-scale digital circuit tests due to its fast and efficient testing advantages [1][2][3][4][5]. However, with the increase in IC density and complexity, the scale of boundary scan test vectors also increases rapidly, which leads to a decrease in test efficiency and fault detection precision [6,7].…”
Section: Introductionmentioning
confidence: 99%