2020
DOI: 10.1109/temc.2018.2888691
|View full text |Cite
|
Sign up to set email alerts
|

Bringing the SEED Approach to the Next Level: Generating IC Models for System ESD and Electrical Stress Simulation out of Design Data

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2021
2021
2025
2025

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 7 publications
references
References 11 publications
0
0
0
Order By: Relevance