2014
DOI: 10.3745/ktccs.2014.3.5.129
|View full text |Cite
|
Sign up to set email alerts
|

Built-In Self Repair for Embedded NAND-Type Flash Memory

Abstract: BIST(Built-in self test) is to detect various faults of the existing memory and BIRA(Built-in redundancy analysis) is to repair detected faults by allotting spare. Also, BISR(Built-in self repair) which integrates BIST with BIRA, can enhance the whole memory's yield. However, the previous methods were suggested for RAM and are difficult to diagnose disturbance that is NAND-type flash memory's intrinsic fault when used for the NAND-type flash memory with different characteristics from RAM's memory structure. Th… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2021
2021

Publication Types

Select...
1

Relationship

0
1

Authors

Journals

citations
Cited by 1 publication
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…The results of the investigation portray that, for a 4 G-digit streak retention tried through the March-FT test calculation by strong information foundations, their technique was fit for diminishing the test time to 48.628% of the ordinary assessment conspire. Kim and Chang (2014) have suggested an organized approach for challenging flash memories, which entails the improvement of March-like test procedures, price effective error diagnosis approach and fitted self-test (BIST)system. The enhanced tests algorithms have the ability to identify the disturb faults, which are drawn from the IEEE STD 1005, as well as the conventional faults.…”
Section: Related Workmentioning
confidence: 99%
“…The results of the investigation portray that, for a 4 G-digit streak retention tried through the March-FT test calculation by strong information foundations, their technique was fit for diminishing the test time to 48.628% of the ordinary assessment conspire. Kim and Chang (2014) have suggested an organized approach for challenging flash memories, which entails the improvement of March-like test procedures, price effective error diagnosis approach and fitted self-test (BIST)system. The enhanced tests algorithms have the ability to identify the disturb faults, which are drawn from the IEEE STD 1005, as well as the conventional faults.…”
Section: Related Workmentioning
confidence: 99%