2019 IEEE International Symposium on Circuits and Systems (ISCAS) 2019
DOI: 10.1109/iscas.2019.8702327
|View full text |Cite
|
Sign up to set email alerts
|

Bulk Linearization Techniques

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2020
2020
2024
2024

Publication Types

Select...
4
2

Relationship

1
5

Authors

Journals

citations
Cited by 7 publications
(3 citation statements)
references
References 14 publications
0
3
0
Order By: Relevance
“…improves transistor matching, output conductance, and immunity against process variations (particularly to threshold voltages). It also increases the common-mode rejection ratio (CMRR), while it is reported to improve transconductance linearity [20,28,29]. The two types of series-parallel associations employed in this work (rectangular and trapezoidal) are detailed in Appendix -Transistors Associations.…”
Section: A Transconductance Reduction Through Current Subtractionmentioning
confidence: 99%
See 1 more Smart Citation
“…improves transistor matching, output conductance, and immunity against process variations (particularly to threshold voltages). It also increases the common-mode rejection ratio (CMRR), while it is reported to improve transconductance linearity [20,28,29]. The two types of series-parallel associations employed in this work (rectangular and trapezoidal) are detailed in Appendix -Transistors Associations.…”
Section: A Transconductance Reduction Through Current Subtractionmentioning
confidence: 99%
“…Input offset voltage and flicker noise are limited by the active area of input devices (M R5 and M R6 ). Considering a fixed biasing current, if the aspect ratio of input pair transistors is increased, the inversion level decreases, thus leading linearity to decrease [29]. For a very low inversion level, the transistor length and resulting area tend to be very large.…”
Section: A Transconductance Reduction Through Current Subtractionmentioning
confidence: 99%
“…A schematic of the proposed G mRect precision rectifier is shown in Figure 3, based on a bulk-degenerated OTA. 15,16 The rectifier consists of a linearized differential pair with two different current mirrors copying the current to the output with a different sign; a second, nonlinearized symmetrical OTA G m2 actuating as comparator controls two NMOS switches to select which of the outputs I Out1 or I Out2 is the active one. The resulting output current is…”
Section: A 120-na Rectifier Transconductormentioning
confidence: 99%