2009
DOI: 10.1007/978-3-642-03138-0_4
|View full text |Cite
|
Sign up to set email alerts
|

CABAC Accelerator Architectures for Video Compression in Future Multimedia: A Survey

Abstract: Abstract. The demands for high quality, real-time performance and multi-format video support in consumer multimedia products are ever increasing. In particular, the future multimedia systems require efficient video coding algorithms and corresponding adaptive high-performance computational platforms. The H.264/AVC video coding algorithms provide high enough compression efficiency to be utilized in these systems, and multimedia processors are able to provide the required adaptability, but the algorithms complex… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
2
0

Year Published

2010
2010
2014
2014

Publication Types

Select...
3
1

Relationship

1
3

Authors

Journals

citations
Cited by 4 publications
(2 citation statements)
references
References 23 publications
0
2
0
Order By: Relevance
“…Nevertheless, the RTL-level computation unit design is often not easy, because some of the modern demanding applications require resolution of complex data or control dependencies (e.g. CABAC decoding in the latest multi-domain video coding standard H.264/AVC [2]), what increases difficulty of an adequate pipeline construction.…”
Section: Issues and Requirements Of Demanding Accelerator Designmentioning
confidence: 99%
“…Nevertheless, the RTL-level computation unit design is often not easy, because some of the modern demanding applications require resolution of complex data or control dependencies (e.g. CABAC decoding in the latest multi-domain video coding standard H.264/AVC [2]), what increases difficulty of an adequate pipeline construction.…”
Section: Issues and Requirements Of Demanding Accelerator Designmentioning
confidence: 99%
“…Most of the previous works on MB-level parallelization of the H.264/AVC decoder do not take into account the entropy decoding stage [69,269,24,45]. Instead they assume the availability of some kind of hardware accelerator either in the form of special purpose units inside a media processor or as dedicated hardware accelerators [252,177,113]. With these solutions it is possible to achieve the real-time requirements of a target application with a modest hardware investment, but they have a reduced scalability and flexibility.…”
Section: Related Workmentioning
confidence: 99%