2014 International Conference on Robotics and Emerging Allied Technologies in Engineering (iCREATE) 2014
DOI: 10.1109/icreate.2014.6828355
|View full text |Cite
|
Sign up to set email alerts
|

Carrier and symbol synchronization in digital receivers using feedback compensation loop and early late gate on FPGA

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
4
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
3
2

Relationship

0
5

Authors

Journals

citations
Cited by 5 publications
(5 citation statements)
references
References 2 publications
0
4
0
Order By: Relevance
“…In this simulation, a first-order loop filter is used with bandwidth B L = ω n 4 [7]. σ 2 u = MCRB (ε) can be substituted into formula (10) to obtain a value for MCRB DLL (ε) after the loop filter. The specific expression is as follows:…”
Section: Timing Performance Verificationmentioning
confidence: 99%
See 1 more Smart Citation
“…In this simulation, a first-order loop filter is used with bandwidth B L = ω n 4 [7]. σ 2 u = MCRB (ε) can be substituted into formula (10) to obtain a value for MCRB DLL (ε) after the loop filter. The specific expression is as follows:…”
Section: Timing Performance Verificationmentioning
confidence: 99%
“…For scenarios with continuous incoming signals, iterative timing methods based on continuous time segment data are widely utilized and are known as feedback timing, e.g., the Gardner (GAD) method [9] and the early-late method [10], [11]. This type of method uses the results from the previous cycle for iterative estimation and offers higher estimation accuracy with less computation.…”
Section: Introductionmentioning
confidence: 99%
“…Receiver design itself is a very difficult task which involves carrier recovery and symbol timing recovery circuits [7]. Achieving synchronization is most challenging aspect in digital communications.…”
Section: Synchronization In Receivermentioning
confidence: 99%
“…It is commonly approached by a finite difference of the outputs from two matched filter banks, of which delays of the on-time MF banks are early and late, respectively, represented as the early-late (EL) synchronizer [27,28]. The EL-based synchronization algorithm is widely utilized for linear [29][30][31] and nonlinear [21,22,26,32] modulation schemes, since it offers high estimation accuracy with low computational cost. The general methods to reduce the complexity of the synchronization depend mainly on the simplification methods of MLSD.…”
Section: Introductionmentioning
confidence: 99%