2016
DOI: 10.1038/nenergy.2016.15
|View full text |Cite|
|
Sign up to set email alerts
|

CdTe solar cells with open-circuit voltage breaking the 1 V barrier

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

3
174
0
1

Year Published

2016
2016
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 355 publications
(186 citation statements)
references
References 44 publications
3
174
0
1
Order By: Relevance
“…The layers grown at 1400 mV shows better coverage of the substrate, although the grains are smaller. It should be noted that based on new material and device understanding in CdS/CdTe-based solar cell, the richness of Cd in CdTe layer has been demonstrated as more advantageous in high-efficiency device fabrication [21][22][23][24] as compared to Te-rich CdTe absorber layer. Figure 8 shows the compositional analysis of as-deposited and CdCl 2 treated CdTe layers using EDX results.…”
Section: Morphological and Compositional Analysismentioning
confidence: 99%
See 1 more Smart Citation
“…The layers grown at 1400 mV shows better coverage of the substrate, although the grains are smaller. It should be noted that based on new material and device understanding in CdS/CdTe-based solar cell, the richness of Cd in CdTe layer has been demonstrated as more advantageous in high-efficiency device fabrication [21][22][23][24] as compared to Te-rich CdTe absorber layer. Figure 8 shows the compositional analysis of as-deposited and CdCl 2 treated CdTe layers using EDX results.…”
Section: Morphological and Compositional Analysismentioning
confidence: 99%
“…However, cathodic voltages closer to the intrinsic voltage (V i ) would be favourable for the fabrication of devices due to high crystallinity, better optical and morphological properties achieved in stoichiometric or near-stoichiometric CdTe layers. It should be noted that based on the understanding as published by Dharmadasa et al (2002) [21,30,31] and new results as published by independent researchers such as Reese et al (2015) [23] and Burst et al (2016) [22], fabricating devices with slightly Cd-rich CdTe is favourable due to increased carrier lifetime, defect reduction amongst other advantages.…”
Section: Resistivitymentioning
confidence: 99%
“…Utilization of both thickness and phase data allowed computation of mean inner potential as V 0 (CdTe) ¼ 14.0 6 0.9 V, within the range of previous theoretical estimates. CdTe is a II-VI compound semiconductor material, with attractive properties for a number of energy 1 and imaging applications. 2 These properties include a direct bandgap in the infrared region (1.5 eV), and a relatively high density of 5.85 g/cm 3 (which confers enhanced stopping power for high energy radiation).…”
mentioning
confidence: 99%
“…Therefore, in practice, one needs to balance the hole density and the carrier lifetime by optimally matching the incorporation temperature and the Cd chemical potential. Experimentally, it's known that a high hole density above with a carrier lifetime of tens of nanoseconds is sufficient to approach V oc of 1 V. 30 In the case of extremely Cd-poor conditions, the optimal incorporation temperature would be around 600─700 K according to our simulations [ Fig. 2(c)].…”
mentioning
confidence: 78%