Cellular Automata Based Energy Efficient Approach for Improving Security in IOT

Hemalatha, P.; Dhanalakshmi, K.

doi:10.32604/iasc.2022.020973

Cited by 6 publications

(1 citation statement)

References 23 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…In the software industry and in social assessment of "carbon peaking and carbon neutralization" energy consumption is an important indicator. Many researchers have studied the parameter from different aspects [1][2][3][4]. Timing speculation (TS) was a concept recently proposed to apply to energyefficient microprocessors [5].…”

Section: Introductionmentioning

confidence: 99%

Read-Write Dependency Aware Register Allocation

Xiao¹,

Chen²,

He³

et al. 2023

Computer Systems Science and Engineering

View full text Add to dashboard Cite

Read-write dependency is an important factor restricting software efficiency. Timing Speculative (TS) is a processing architecture aiming to improve energy efficiency of microprocessors. Timing error rate, influenced by the read-write dependency, bottlenecks the voltage down-scaling and so the energy efficiency of TS processors. We proposed a method called Read-Write Dependency Aware Register Allocation. It is based on the Read-Write Dependency aware Interference Graph (RWDIG) conception. Registers are reallocated to loosen the read-write dependencies, so resulting in a reduction of timing errors. The traditional no operation (Nop) padding method is also redesigned to increase the distance value to above 2. We analyzed the dependencies of registers and maximized the average distance value of read and write dependencies. Experimental results showed that we can reduce all read-write dependency by Nop padding, as well as the overhead timing errors. An energy saving of approximately 7% was achieved.

show abstract