2007 12th International Symposium on Advanced Packaging Materials: Processes, Properties, and Interfaces 2007
DOI: 10.1109/isapm.2007.4419942
|View full text |Cite
|
Sign up to set email alerts
|

Characterization of a thick copper pillar bump process

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
5

Citation Types

0
9
0

Year Published

2010
2010
2023
2023

Publication Types

Select...
6
1

Relationship

0
7

Authors

Journals

citations
Cited by 11 publications
(9 citation statements)
references
References 3 publications
0
9
0
Order By: Relevance
“…With advancements in integration of multiple chips on a single package, the requirements of I/O densities for these chips has far exceeded the density and pitch capabilities provided by the traditional solder bump processes [4,5]. As a result, the industry has adopted pillar bumps to replace these solder bumps as they enable smaller pitches, better electromigration performance and better thermal regulation [6][7][8]. These pillar bumps are fabricated using the electroplating process with 40-50 μm widths and a maximum height to width aspect ratio of 2 [9].…”
Section: Introductionmentioning
confidence: 99%
“…With advancements in integration of multiple chips on a single package, the requirements of I/O densities for these chips has far exceeded the density and pitch capabilities provided by the traditional solder bump processes [4,5]. As a result, the industry has adopted pillar bumps to replace these solder bumps as they enable smaller pitches, better electromigration performance and better thermal regulation [6][7][8]. These pillar bumps are fabricated using the electroplating process with 40-50 μm widths and a maximum height to width aspect ratio of 2 [9].…”
Section: Introductionmentioning
confidence: 99%
“…As an alternative to solder bumps, Cu-pillars have been suggested, pitch arrays and higher integration densities (Flack et al, 2007). Therefore, Cu-pillars are more reliable than solder bumps (Ebersberger and Lee, 2008).…”
Section: Introductionmentioning
confidence: 99%
“…Furthermore, the larger yield stress, and Young’s modulus of Cu can provide better mechanical and thermal performance (Lu and Wong, 2009). During the reflow process, solder bumps are prone to collapse, while Cu pillars keep their shape in all directions, allowing finer pitch arrays and higher integration densities (Flack et al , 2007). Therefore, Cu-pillars are more reliable than solder bumps (Ebersberger and Lee, 2008).…”
Section: Introductionmentioning
confidence: 99%
See 1 more Smart Citation
“…Copper pillar bumps were first introduced into production by Intel 65-nm technology in 2006 [1]. The advantages are in higher interconnect densities, higher reliability, improved electrical and thermal performances with the potential for lead-free bump implementation [2]. The electroplating is by far the most commercially viable of copper pillar bumps fabrication.…”
Section: Introdutionmentioning
confidence: 99%