2014
DOI: 10.1109/tcpmt.2014.2362130
|View full text |Cite
|
Sign up to set email alerts
|

Chip-Level Simultaneous Switching Current Measurement in Power Distribution Network Using Magnetically Coupled Embedded Current Probing Structure

Abstract: A simultaneous switching current (SSC) drawn by an integrated circuit (IC) creates simultaneous switching noise on power nets, which in turn causes jitters in the I/O signals and reduces the maximum clock frequency. For a thorough analysis of high-speed ICs, there is a dire need to measure currents at specific power pins of the ICs. In this paper, a novel magnetically coupled embedded current probing structure is proposed for measuring the SSC on the chip level resulting from the logical activity of the I/O bu… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1

Citation Types

0
3
0

Year Published

2014
2014
2024
2024

Publication Types

Select...
3
2

Relationship

2
3

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 15 publications
0
3
0
Order By: Relevance
“…In other words, Iinjected in the frequency domain is equal to Vinduced in frequency domain divided by ZT. Lastly, Iinjected in frequency domain is converted back to time domain waveform using the Inverse Fast Fourier Transform (IFFT) [2]. As a result, we can finally obtain the original current waveform, which was injected through the center TSVs.…”
Section: Design Of the Tsv-based Current Probe (Tcp)mentioning
confidence: 99%
See 1 more Smart Citation
“…In other words, Iinjected in the frequency domain is equal to Vinduced in frequency domain divided by ZT. Lastly, Iinjected in frequency domain is converted back to time domain waveform using the Inverse Fast Fourier Transform (IFFT) [2]. As a result, we can finally obtain the original current waveform, which was injected through the center TSVs.…”
Section: Design Of the Tsv-based Current Probe (Tcp)mentioning
confidence: 99%
“…However, as the group of vertically connected logic ICs operate simultaneously as shown in Fig. 1, a large simultaneous switching current (SSC) can create substantial simultaneous switching noise (SSN) on power nets, causing a number of signal integrity and power integrity problems including deteriorated noise and timing margins; especially, with continuously decreasing operating voltage for mobile applications, susceptibility to SSN keeps on increasing [1] [2]. Methods to accurately predict the SSN would allow better determination of maximum timing and noise margins, as well as better assessment of noise mitigation techniques.…”
Section: Introductionmentioning
confidence: 99%
“…1, there are various types of disconnection defects in TSV-based 3D-IC that can severely degrade the electrical performance of the system by impeding the signal transmission. However, conventional testing methods of wafer-level testing have exhibited many limitations, such as pitch limitation of the conventional probe cards, physical damage on microbumps, and height variation of the microbumps from unstable TSV fabrication process [3].…”
Section: Introductionmentioning
confidence: 99%