1993
DOI: 10.1002/mop.4650060121
|View full text |Cite
|
Sign up to set email alerts
|

Circuit model of low‐frequency transconductance and output resistance dispersion in ion‐implanted InP JFETs

Abstract: An equivalent circuit which simulates the low‐frequency dispersion in the transconductance and the output resistance of an ion‐implanted InP JFET is presented. The dispersion consists of reductions in the transconductance and the output resistance occurring between 100 Hz and 1 MHz and involves two dominant time constants in each parameter. The equivalent circuit can be used for the design of monolithic fiber‐optic receiver preamplifiers and other small‐signal circuits. © 1993 John Wiley & sons, Inc.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Publication Types

Select...

Relationship

0
0

Authors

Journals

citations
Cited by 0 publications
references
References 11 publications
0
0
0
Order By: Relevance

No citations

Set email alert for when this publication receives citations?