Analog Circuit Design
DOI: 10.1007/978-1-4020-8944-2_2
|View full text |Cite
|
Sign up to set email alerts
|

Clock Recovery and Equalization Techniques for Lossy Channels in Multi Gb/s Serial Links

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Publication Types

Select...
1
1

Relationship

1
1

Authors

Journals

citations
Cited by 2 publications
(1 citation statement)
references
References 9 publications
0
1
0
Order By: Relevance
“…In this environment, one of the main impairment is represented by the inter symbol interference (ISI), mainly caused by the limited bandwidth of the interconnecting channel. Two common techniques are widely used to overcome the ISI limitation: linear equalization, and decision feedback equalization (DFE) [1].…”
Section: Introductionmentioning
confidence: 99%
“…In this environment, one of the main impairment is represented by the inter symbol interference (ISI), mainly caused by the limited bandwidth of the interconnecting channel. Two common techniques are widely used to overcome the ISI limitation: linear equalization, and decision feedback equalization (DFE) [1].…”
Section: Introductionmentioning
confidence: 99%