2008 IEEE International Symposium on Circuits and Systems (ISCAS) 2008
DOI: 10.1109/iscas.2008.4541882
|View full text |Cite
|
Sign up to set email alerts
|

CMOS pulse-modulation circuit implementation of phase-locked loop neural networks

Abstract: In this paper, we have applied the pulse-modulation circuit technique to implement phase-locked loop (PLL) neural networks proposed by Hoppensteadt and Izhikevich. The PLL neural network is an oscillatory neural network as a model of associative memory, and it is represented as coupled phase oscillators with periodic phase variables and periodic nonlinear interactions. In our circuit implementation, the phase variables and their summation and subtraction are represented by pulsewidth modulation (PWM) signals. … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...

Citation Types

0
0
0

Year Published

2011
2011
2018
2018

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
references
References 7 publications
0
0
0
Order By: Relevance