2020 European Conference on Optical Communications (ECOC) 2020
DOI: 10.1109/ecoc48923.2020.9333175
|View full text |Cite
|
Sign up to set email alerts
|

Co-packaged Optics for Data Center Switching

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1

Citation Types

0
9
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
5
2
1

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(9 citation statements)
references
References 0 publications
0
9
0
Order By: Relevance
“…As data rate increases, traditional pluggable optical modules occupy a large volume, limiting the signal density to a certain extent (Fig. 8(a)) [13]. Figure 8(b) shows an architecture of copackaged optics (CPO), where the optical engine and switching chip can be packaged together, the host-side of the re-timing chip is connected to the payload ASIC by XSR SerDes, and the line-side of the re-timing chip is connected to the optical engine by LR SerDes [13].…”
Section: Statusmentioning
confidence: 99%
See 1 more Smart Citation
“…As data rate increases, traditional pluggable optical modules occupy a large volume, limiting the signal density to a certain extent (Fig. 8(a)) [13]. Figure 8(b) shows an architecture of copackaged optics (CPO), where the optical engine and switching chip can be packaged together, the host-side of the re-timing chip is connected to the payload ASIC by XSR SerDes, and the line-side of the re-timing chip is connected to the optical engine by LR SerDes [13].…”
Section: Statusmentioning
confidence: 99%
“…8(a)) [13]. Figure 8(b) shows an architecture of copackaged optics (CPO), where the optical engine and switching chip can be packaged together, the host-side of the re-timing chip is connected to the payload ASIC by XSR SerDes, and the line-side of the re-timing chip is connected to the optical engine by LR SerDes [13]. Thus, CPO effectively reduces power consumption, increases signal density, and reduces latency.…”
Section: Statusmentioning
confidence: 99%
“…As shown in Figure 16g, data center switch ASICs of 51 Tbps are expected to be introduced by 2024, and those of 100 Tbps are expected before 2027, which represent substantially higher bandwidths than the bisection bandwidths reported in the demonstration platforms in this paper. There are now massive efforts underway to move optical transceiver cores or "chiplets" into the switch ASIC package itself, in so-called copackaged optical (CPO) assemblies as shown in Figure 16a [29].…”
Section: Copackaged Optical Assembly-the Ultimate Migration Of System-level Optical Interconnectmentioning
confidence: 99%
“…This architecture can be easily scaled to higher capacities by adding further optical modules or to connect a higher number of antenna elements, thus accommodating various product variants with different bandwidths and antenna array sizes. Radio equipment generally requires a lower aggregate capacity than DCIs [13] but also the capability to scale up capacity and power consumption more effectively. Moreover, even if the transceiver volumes in radio are comparable or even higher than in DCI applications, the target cost is lower.…”
Section: Introductionmentioning
confidence: 99%