2011 6th IEEE International Symposium on Industrial and Embedded Systems 2011
DOI: 10.1109/sies.2011.5953667
|View full text |Cite
|
Sign up to set email alerts
|

Co-simulation of embedded systems in a heterogeneous MoC-based modeling framework

Abstract: New design methodologies and modeling frameworks are required to provide a solution for integrating legacy code and IP models in order to be accepted in the industry. To tackle this problem, we introduce the concept of wrappers in the context of a formal heterogeneous embedded system modeling framework. The formalism is based on the language-independent concept of models of computation. Wrappers enable the framework to co-simulate/co-execute with external models which might be legacy code, an IP block, or an i… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
5
0

Year Published

2012
2012
2024
2024

Publication Types

Select...
4
2
1
1

Relationship

2
6

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 10 publications
0
5
0
Order By: Relevance
“…The RTRLib tool is based on the semi-formal refinementby-replacement methodology introduced in [31], enabling simulation and analysis of the system's behavior during the reconfiguration process at the design stage. In RTRLib, the designer must define the number of Reconfigurable Partitions (RPs) that implement the dynamic logic, and implement the high-level description of the Reconfigurable Modules (RMs) using pre-characterized IP-Cores available on the Floatingpoint Library (FPLib) [32], [33], allowing the size of each Reconfigurable Partition (RP) and the required resources to be estimated before the physical implementation.…”
Section: Physical Implementation Of the Dpr-solutionmentioning
confidence: 99%
“…The RTRLib tool is based on the semi-formal refinementby-replacement methodology introduced in [31], enabling simulation and analysis of the system's behavior during the reconfiguration process at the design stage. In RTRLib, the designer must define the number of Reconfigurable Partitions (RPs) that implement the dynamic logic, and implement the high-level description of the Reconfigurable Modules (RMs) using pre-characterized IP-Cores available on the Floatingpoint Library (FPLib) [32], [33], allowing the size of each Reconfigurable Partition (RP) and the required resources to be estimated before the physical implementation.…”
Section: Physical Implementation Of the Dpr-solutionmentioning
confidence: 99%
“…The formal definition of wrapper processes, the supporting co-simulation architecture, and examples of concrete co-simulation wrappers are presented in previous work. 49 A semi-formal refinement-by-replacement design flow is proposed that incrementally implements a high-level specification using available IP blocks, and uses co-simulation wrappers to keep the model verifiable at all design stages. 50…”
Section: Background: the Modeling Formalismmentioning
confidence: 99%
“…The co-simulation technique presented in [11] introduces a more general approach to the problem by introducing the concept of wrappers. An external model is wrapped using special processes and appears as a normal process in the corresponding MoC in the modeling framework.…”
Section: Ds2: Refinement-by-replacementmentioning
confidence: 99%
“…Based on the generic wrappers introduced in [11], a design flow is formulated in [12]. Fig.3b proposes a system-level design flow using the refinement-by-replacement idea.…”
Section: Ds2: Refinement-by-replacementmentioning
confidence: 99%
See 1 more Smart Citation