2012
DOI: 10.1007/s11554-012-0249-6
|View full text |Cite
|
Sign up to set email alerts
|

Codebook hardware implementation on FPGA for background subtraction

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
11
0

Year Published

2013
2013
2020
2020

Publication Types

Select...
3
3

Relationship

1
5

Authors

Journals

citations
Cited by 24 publications
(11 citation statements)
references
References 18 publications
0
11
0
Order By: Relevance
“…These results are proved later by Rodriguez-Gomez et al [21] and Szwoch et al [22] who compared various implementations of background subtraction systems. In their works, they define metrics to compare the efficiencies of such systems in terms of resources.…”
Section: Foreground/background Segmentationmentioning
confidence: 66%
“…These results are proved later by Rodriguez-Gomez et al [21] and Szwoch et al [22] who compared various implementations of background subtraction systems. In their works, they define metrics to compare the efficiencies of such systems in terms of resources.…”
Section: Foreground/background Segmentationmentioning
confidence: 66%
“…In addition, the color-based algorithm has been previously implemented in real-time on FPGA (Field-Programmable Gate Array) [9], the Depth-Extended Codebook being suitable for embedded systems and smart cameras.…”
Section: Discussionmentioning
confidence: 99%
“…Therefore, there are many works in the literature focused on it: simple models for static backgrounds [1–3] or more advanced methods capable of dealing with dynamic backgrounds, such as MOG (Mixture of Gaussians) [46], Bayesian decision rules [7], the Codebook-based model [8,9], Kernel density estimation [10] or Component Analysis (PCA, Principal Component Analysis, and ICA, Independent Component Analysis) [11,12]. …”
Section: Introductionmentioning
confidence: 99%
See 2 more Smart Citations