Combining code reordering and cache configuration

Abstract

The instruction cache is a popular optimization target due to the cache's high impact on system performance and power and because of the cache's predictable temporal and spatial locality. This article is an in depth study on the interaction of code reordering (a long-known technique) and cache configuration (a relatively new technique). Experimental results show that code reordering coupled with cache configuration reveals additional energy savings as high as 10-15% for several benchmarks with reduced cache area as high as 48%. To exploit these additional benefits, we architect and evaluate several design exploration heuristics for combining these two methods.

Evolutionary Design of the Memory Subsystem

“…However, these approaches only improve the replacement algorithm of the cache. Recently, Gordon-Ross et al [19] studied the interaction between code reordering and cache configuration, obtaining excellent results. However, this technique is applied to the instructions cache, and our systematic optimization method is applied to the full configuration of both the instructions and data caches.…”

Multi-objective optimization of energy consumption and execution time in a single level cache memory for embedded systems

“…However, these approaches only improve the replacement algorithm. Gordon-Ross et al [22] studied the interaction of code reordering and cache configuration, obtaining excellent results. However, this technique is applied to the intruction cache, and our systematic optimization method is applied to the full configuration of both the instruction and data caches.…”