Common-mode voltage reduction PWM algorithm for AC drives

Tallam, R.M.; Kerkman, R.J.; Leggate, D.; Lukaszewski, Richard A.

doi:10.1109/ecce.2009.5316381

Cited by 18 publications

(13 citation statements)

References 10 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…This section will briefly describe the AZSPWM1 [2], [3], [4], the remote state PWM (RSPWM) [5], [6], and the near state PWM method [7]. While conventional three-phase PWM methods utilize the combination of active vector states and zero vector states to produce the desired output voltage, the RCMV-PWM techniques use only active vector states so their CMV can be significantly reduced.…”

Section: Common Mode Reduction Modulationmentioning

confidence: 99%

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Hou

Shih

Chengt

et al. 2010

The 2010 International Power Electronics Conference - ECCE ASIA -

View full text Add to dashboard Cite

This paper experimentally investigates the performance of three-phase voltage source PWM converter, with the grid interfaced photovoltaic energy conversion system being the main application. In such applications the ground leakage current (common mode current, CMC) should be much less than an ampere and this is difficult to obtain in transformerless (direct) connected systems. With the target being reduction of the common mode voltage (CMV) and CMC, the converter performance is investigated thoroughly. Conventional PWM methods [space vector PWM (SVPWM) and discontinuous PWM (DPWM)] and recently developed reduced common mode voltage PWM (RCMV-PWM) methods [active zero state PWM (AZSPWM) and near state PWM (NSPWM) ] are considered.The performance of a 1kW rated PV system has been experimentally investigated. It is shown that the CMV and CMC of the tested RCMV-PWM methods is significantly less than conventional methods. In particular, NSPWM yields the best overall performance including low ground leakage current, low inverter output (phase current) and input (DC link current) ripple, and low switching losses. Accounting for the parasitic capacitance effect, the resonant frequency of the common mode circuit is identified and it is used in the converter design for the purpose of avoiding resonances involving large CMV-CMC. The paper aims help the design engineer select the appropriate PWM method for grid connected applications and provides some design rules of thumb.

show abstract

Section: Common Mode Reduction Modulationmentioning

confidence: 99%

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Hou

Shih

Chengt

et al. 2010

The 2010 International Power Electronics Conference - ECCE ASIA -

View full text Add to dashboard Cite

show abstract

“…Among the various PWM methods existing, the following methods are popular due to their simplicity and performance advantages; sinusoidal PWM (SPWM), space vector PWM (SVPWM), discontinuous PWM (DPWM1) [2], active zero state PWM (AZSPWM1) [14], and near state PWM (NSPWM) [15]. The benefits of SPWM and SVPWM are low ripple at low M i , DPWM1 for low ripple and low loss at high M i , AZSPWM1 for low common mode voltage and NSPWM for both low common mode voltage and low losses at high M i [3].…”

Section: Review Of Pwm Methodsmentioning

confidence: 99%

Analysis and characterization of DC Bus ripple current of two-level inverters using the equivalent centered harmonic approach

Ayhan

Hava

2011

2011 IEEE Energy Conversion Congress and Exposition

View full text Add to dashboard Cite

The dc bus PWM ripple current of three-phase two-level voltage source inverters is a function of the PWM method, the load current magnitude, power factor angle, and the modulation index. Thus, the ripple current characteristics are highly involved and difficult to understand. Using the double Fourier integral approach, this paper investigates the ripple current characteristics thoroughly for a wide range of operating conditions and PWM methods. Then, the equivalent harmonic approach is used to lump the ripple current carrier frequency component and its sidebands to the center as a single frequency equivalent (and the same done for the multiples of the carrier). With this approach the capacitor ESR based losses are predicted easily and the dominant frequency range can be understood better. Thus, a better inverter and dc bus capacitor design can be achieved. Analysis is supported by means of simulations and a high degree of correlation is obtained. The paper additionally evaluates and suggests PWM methods for various inverter applications with the dc bus ripple performance being the main constraint. Thus, it is beneficial for the design engineer.

show abstract

“…In the literature, various filter design methods [7]- [10] or PWM techniques [11]- [13] have been studied in efforts to reduce the CM voltage noise. While some research has also proposed active CM noise cancellation [14]- [16], there has been a lack of innovation regarding topologies for the minimization of CM EMI noise, but as WBG devices become more prevalent, this will become more important.…”

Section: Introductionmentioning

confidence: 99%

A novel inverter topology for reduction of common mode voltage for GaN-based variable frequency inverter

Morris

Han

Sarlioglu

2016

2016 IEEE Transportation Electrification Conference and Expo (ITEC)

View full text Add to dashboard Cite

Wide bandgap (WBG) semiconductor power devices are becoming increasing popular as an alternative to conventional Si devices in power applications. While these WBG devices have many inherent benefits, one downside of these devices is the potential for increased emission of electromagnetic interference (EMI) due to the increased switching frequency and turn-on/off capabilities. To mitigate this effect, this paper presents a novel inverter topology to reduce the source of the common mode EMI noise, thus, potentially reducing the required EMI filter size. In this study, the novel topology is implemented as a three-phase voltage source inverter utilizing GaN HEMTs, and is simulated with circuit simulation software LTSpice with device models provided by manufacturer, and results are analyzed with MATLAB. A characterization of the key design parameters for the novel topology is also provided.

show abstract

Common-mode voltage reduction PWM algorithm for AC drives

Cited by 18 publications

References 10 publications

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Common-mode voltage reduction modulation techniques for three-phase grid connected converters

Analysis and characterization of DC Bus ripple current of two-level inverters using the equivalent centered harmonic approach

A novel inverter topology for reduction of common mode voltage for GaN-based variable frequency inverter

Contact Info

Product

Resources

About