2014
DOI: 10.1016/j.sse.2014.02.003
|View full text |Cite
|
Sign up to set email alerts
|

Compact model of power MOSFET with temperature dependent Cauer RC network for more accurate thermal simulations

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
2

Citation Types

0
8
0

Year Published

2015
2015
2024
2024

Publication Types

Select...
8
1

Relationship

0
9

Authors

Journals

citations
Cited by 27 publications
(8 citation statements)
references
References 7 publications
0
8
0
Order By: Relevance
“…The 1-D Cauer-type thermal networks used to calculate the device temperature under SC operating conditions without considering the variation of material properties with temperature were shown in [8], [9], [11], [13], and [37]. On the other hand, temperature-dependent R-C Cauer thermal networks were proposed in, e.g., [40], [51], and [52]. The authors in [51] showed that the effect of heat volume generation and top metallization should be considered and included in 1-D models to estimate the temperature distribution during the fast transients occurring under UIS tests physically more accurately; however, they used temperature-dependent thermal resistors and constant thermal capacitors analyzing silicon CoolMOS devices.…”
Section: -D Thermal Network For the Sic Power Mosfetmentioning
confidence: 99%
See 1 more Smart Citation
“…The 1-D Cauer-type thermal networks used to calculate the device temperature under SC operating conditions without considering the variation of material properties with temperature were shown in [8], [9], [11], [13], and [37]. On the other hand, temperature-dependent R-C Cauer thermal networks were proposed in, e.g., [40], [51], and [52]. The authors in [51] showed that the effect of heat volume generation and top metallization should be considered and included in 1-D models to estimate the temperature distribution during the fast transients occurring under UIS tests physically more accurately; however, they used temperature-dependent thermal resistors and constant thermal capacitors analyzing silicon CoolMOS devices.…”
Section: -D Thermal Network For the Sic Power Mosfetmentioning
confidence: 99%
“…On the other hand, temperature-dependent R-C Cauer thermal networks were proposed in, e.g., [40], [51], and [52]. The authors in [51] showed that the effect of heat volume generation and top metallization should be considered and included in 1-D models to estimate the temperature distribution during the fast transients occurring under UIS tests physically more accurately; however, they used temperature-dependent thermal resistors and constant thermal capacitors analyzing silicon CoolMOS devices. The analysis presented in [52] was focused only on the nominal operation of SiC power devices, and not on fast temperature transients.…”
Section: -D Thermal Network For the Sic Power Mosfetmentioning
confidence: 99%
“…Because an undesirable SC fault may occur in a variety of ways during the lifetime of the devices and at least 2 μs is needed for the commercial drivers to react. However, due to external effects and oscilations, SC event may occur many times during operational lifetime, therefore, the repetitive SC tests could reflect the impact of a single SC event and also provide more insights about the degradation process [7][8]. With the aid of repetitive SC tests, aging indicators can be explored comprehensively.…”
Section: Introductionmentioning
confidence: 99%
“…Methods using nonlinear thermal networks directly obtained by discretizing the heat diffusion equations are reported in [22] and [23]; these works propose strategies for managing the large computational complexity of ET simulations when directly using thermal circuits derived by discretization. Following [18], nonlinear CTNs (NCTNs) with Cauer topology have been conceived: in [24], a network with power-dependent resistors and capacitors is determined by fitting with thermal impedances measured in the time domain for various power levels; in [25], a network with temperature-dependent resistors is generated through a physics-based procedure verified by comparison with 3-D numerical results. Another strategy for constructing geometry-scalable NCTNs involves the use of simplifying assumptions on the heat propagation in the specific domain under analysis, as performed in [26] for trench-isolated heterojunction bipolar transistors.…”
Section: Introductionmentioning
confidence: 99%