2015
DOI: 10.1515/ecce-2015-0001
|View full text |Cite
|
Sign up to set email alerts
|

Comparative Analysis of Semiconductor Power Losses of Galvanically Isolated Quasi-Z-Source and Full-Bridge Boost DC-DC Converters

Abstract: -This paper compares semiconductor losses of the galvanically isolated quasi-Z-source converter and full-bridge boost DC-DC converter with active clamping circuit. Operation principle of both converters is described. Short design guidelines are provided as well. Results of steady state analysis are used to calculate semiconductor power losses for both converters. Analytical expressions are derived for all types of semiconductor power losses present in these converters. The theoretical results were verified by … Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1

Citation Types

0
3
0

Year Published

2015
2015
2023
2023

Publication Types

Select...
4
2

Relationship

2
4

Authors

Journals

citations
Cited by 9 publications
(3 citation statements)
references
References 21 publications
(27 reference statements)
0
3
0
Order By: Relevance
“…Typically, the efficiency curve of a high step-up DC-DC converter with a BFEI reaches the maximum efficiency value at the maximum input voltage, which could be translated to D = 0 in each mode of the MMR. In Figure 5b, the maximum efficiency is achieved at D = 0, as the absence of the shoot-through states significantly decreases the rms currents of the switches due to the high current of the switches during the shoot-through states [26]. Moreover, the switching losses are minimum at D = 0, as the shoot-through states result in high switching currents of the main switches as well as reverse recovery losses in the synchronous switch S qZS [27,28].…”
Section: Mmr Implementation With Half-bridge Front-end Invertermentioning
confidence: 95%
“…Typically, the efficiency curve of a high step-up DC-DC converter with a BFEI reaches the maximum efficiency value at the maximum input voltage, which could be translated to D = 0 in each mode of the MMR. In Figure 5b, the maximum efficiency is achieved at D = 0, as the absence of the shoot-through states significantly decreases the rms currents of the switches due to the high current of the switches during the shoot-through states [26]. Moreover, the switching losses are minimum at D = 0, as the shoot-through states result in high switching currents of the main switches as well as reverse recovery losses in the synchronous switch S qZS [27,28].…”
Section: Mmr Implementation With Half-bridge Front-end Invertermentioning
confidence: 95%
“…The conduction power losses in the inverter MOSFETs (P Mcond ) contribute the last part to the semiconductor conduction power losses in the converter. They can be separated into two parts [6]:…”
Section: Analysis Of Semiconductor Power Lossesmentioning
confidence: 99%
“…It features a wide input voltage regulation range performed within a single stage, continuous input current, immunity to shoot-through and open states of the inverter bridge, low inrush current, high control flexibility, etc. However, all these advantages are achieved at the cost of higher number of passive components and Simulation study of the qZS DC-DC converter (qZSC) in [6] shows that conduction losses in semiconductors are the major cause of relatively low efficiency. Efficiency improvement through synchronous rectification was proposed and verified by help of simulation in [7].…”
Section: Introductionmentioning
confidence: 99%