Comparative analysis of the noise voltage distribution of the matrix chip with different topology of power supply feeding

Abstract

In this paper the noise voltage distributions of the matrix chip with complanar and orthogonal topology of power supply feeding have been investigated. Obtained results can be used to predict the most critical area of the matrix chip from the viewpoint of internal noises influence, to choose the optimal topology of the chip for digital device implementation, as well as for other reasons.