2018 IEEE 12th International Conference on Compatibility, Power Electronics and Power Engineering (CPE-POWERENG 2018) 2018
DOI: 10.1109/cpe.2018.8372523
|View full text |Cite
|
Sign up to set email alerts
|

Comparative performance evaluation of temperature dependent characteristics and power converter using GaN, SiC and Si power devices

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
21
0

Year Published

2019
2019
2024
2024

Publication Types

Select...
7
2

Relationship

0
9

Authors

Journals

citations
Cited by 40 publications
(21 citation statements)
references
References 19 publications
0
21
0
Order By: Relevance
“…For the same current, SiC MOSFETs need a higher gate voltage compared to the gate voltage of GaN devices [24], [25]. The high breakdown electric field of GaN as well as its high electron mobility permits switching at frequencies about 30 times that of Si-based devices, showing benefits in high frequency applications such as EVs and PHEVs [26], [27]. The superior switching performance of GaN is due to the extremely low input, output and miller capacitance of the e-GaN HEMTs [8].…”
Section: A Device Comparisonmentioning
confidence: 99%
“…For the same current, SiC MOSFETs need a higher gate voltage compared to the gate voltage of GaN devices [24], [25]. The high breakdown electric field of GaN as well as its high electron mobility permits switching at frequencies about 30 times that of Si-based devices, showing benefits in high frequency applications such as EVs and PHEVs [26], [27]. The superior switching performance of GaN is due to the extremely low input, output and miller capacitance of the e-GaN HEMTs [8].…”
Section: A Device Comparisonmentioning
confidence: 99%
“…This topology increases the power density while also integrating gate controller, which allows extremely high switching speeds to be achieved by reduction of parasitic capacitances and inductances (Amano et al 2018). They outperform other high voltage transistor topologies due to significantly lower drain-source resistance (Alharbi et al 2017;Roig et al 2017;Shah et al 2018). However, the maximum drain-source voltage of GaN FET transistors is up to 600 V, and the series connection of the transistors for high voltage stress distribution is complicated by the low internal capacity of these transistors (Roig et al 2017).…”
Section: Overview Of the Principle And Problems Of Pockels Cellsmentioning
confidence: 99%
“…To determine the effect of the overlap, an initial simulation study is developed under the following considerations: (1) time delay proposed between the turn on of M 1 and M 2 is 0.49, this value was taken because T D must be as close as 0.5, with the aim of not having such a long overlap; (2) a quality factor of the resonant tank is sufficiently high to filter all the current harmonics, except the fundamental; (3) all inductors and capacitors are lossless; (4) D 3 , D 4 , D 5 , and D 6 are ideal diodes; and (5) unidirectional switches were performed by SiC diodes (C4D08120) and SiC MOSFETs (C2M0160120D), because of their improvements for AC-DC and DC-DC converters. These devices can operate with reduced conduction and switching losses over higher frequencies, and higher temperatures minimize the requirements for the passive components and reduce cooling demands [47][48][49]; however, the performance given by SiC power devices will be compared with Si and GaN. The switching frequency (F sw ) was considered to be 200 kHz.…”
Section: Overlap In Gate-signals Of M 1 and Mmentioning
confidence: 99%