Complex Filter Design for Bluetooth Receiver Application

Prasad, Sai; Pittala, Chandra Shaker; Vijay, Viswam; Vallabhuni, Rajeev Ratna

doi:10.1109/icces51350.2021.9489020

Cited by 11 publications

(8 citation statements)

References 20 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…The cutoff frequency value being larger than 10 GHz indicates the suitably of the current device for 5G/6G technology applications [34][35][36]. Negative cutoff frequency means ability of using the device as a conventional complex band pass filter that operates in the principle of shifting the low pass filter negative cutoff frequency to the positive frequency [37]. This type of operation is very effective in Bluetooth devices [37].…”

Section: Microwave Cavitiesmentioning

confidence: 99%

“…Negative cutoff frequency means ability of using the device as a conventional complex band pass filter that operates in the principle of shifting the low pass filter negative cutoff frequency to the positive frequency [37]. This type of operation is very effective in Bluetooth devices [37]. Such devices are important wireless receivers [38].…”

Section: Microwave Cavitiesmentioning

confidence: 99%

See 1 more Smart Citation

ZnPc based multifunctional devices designed as fast capacitors, rectifiers, infrared detectors and microwave resonators adequate for 6 G technology applications

Qasrawi,

Daragme

2024

Phys. Scr.

View full text Add to dashboard Cite

Herein Zinc phthalocyanine (ZnPc) based multifunctional devices are fabricated and characterized. The device fabrication included formation of an Au nanosheets onto n-Si wafers and coating these nanosheets with 500 nm thick ZnPc layer. Silver and platinum were used to form a Schottky and an ohmic contacts with n-Si and ZnPc, respectively. The device hybrid structure (Ag/n-Si/Au/p-ZnPc/Pt; abbreviated as ASZ) is composed of Ag/n-Si Schottky arm and p- and n- layers forming pn junction separated by Au nanosheets. Electrical and photoelectrical measurements on the ASZ devices have shown their ability to perform as conventional metal-oxide-semiconductor capacitors (CMOS). These CMOS devices showed light and frequency controlled charge accumulation, depletion and inversion mechanisms within the range of 1.0-50 MHz. The flat band and threshold voltages of the ASZ capacitors are engineered by the imposed ac signal frequency and by infrared (IR) light. In addition, ASZ devices performed as biasing controlled IR photosensors and as current rectifiers. A rectification ratio of 103, IR light sensitivity of 39, specific detectivity of .96×109 Jones and current responsivity exceeding 9.0 mA/W are recorded at biasing voltage of 4.5 V. Moreover ASZ devices displayed microwave resonator characteristics presented by negative capacitance effect, resonance –antiresonance phenomena and high microwave cutoff frequency. The latter is larger than 10 GHz nominating the device for 6G technology applications.

show abstract

Section: Microwave Cavitiesmentioning

confidence: 99%

Section: Microwave Cavitiesmentioning

confidence: 99%

ZnPc based multifunctional devices designed as fast capacitors, rectifiers, infrared detectors and microwave resonators adequate for 6 G technology applications

Qasrawi,

Daragme

2024

Phys. Scr.

View full text Add to dashboard Cite

show abstract

“…A reversible nonlinear feedback shift register will be developed by a low power Authors in. [3] The calculation of square root can be performed either by restoring or non-restoring using the digitby-digit technique. The methods proposed by Newton Rapshon and Goldschmidt [4] requires more hardware resources and has many steps involved than the digits by digits method.…”

Section: Introductionmentioning

confidence: 99%

Fundamental Digital Module Realization Using RTL Design for Quantum Mechanics

2023

VLSI

View full text Add to dashboard Cite

Calculation of square root will be an essential mathematical operation that will have broad applications. In Hardware, the square root will be designed in order to gain power which will be quite low. Similarly, there are also other advantages that comes with gaining of low power that is high speed and also low area. A trade-off will also occur with the three metrics which is quite natural. As we know that the present technology is very advanced so it will aim for low power and architectural modification will be required by the relative designs. This sheet represents an energy efficient square rooter by using reversible logic. (RCSM) Reversible Controlled Subtract Multiplexer will be designing and it also plays an important part in implementing the binary square rooter. Saimur Rahman Gate will also be implementing the binary square rooter in order to improve and develop it. The Improvements such as cost of the quanta, inputs given by constants and also garbage outputs. The approaches such as conventional approach and SRG are used for designing the binary square rooter and it will be completed using non-restoring algorithm. Xilinx Software will be responsible for carrying out simulations and Synopsys Design Compiler will be the factor for obtaining power. The gate count which has been 75 will be decreased to 35. There will be an improvement of 20% in terms of power which will be obtained in this paper.

show abstract

“…[2] The combinational postponement is expanded due to the utilization of XOR & AND entryways. [29][30][31][32][33][34][35] By altering the ripple carry adder for improving region, CSLALOT is planned. [3] However, the speed of the engineering is decreased by the use of countless gatherings.…”

Section: Introductionmentioning

confidence: 99%

CSA Implementation Using Novel Methodology: RTL Development

2023

VLSI

View full text Add to dashboard Cite

Carry Select Adder (CSLA) is an essentially utilized adder on account of its higher computational speed. CSLA is utilized in the space of incorporation frameworks. This paper proposes a CSLA design by carrying out the Logic Optimization Technique (ZFCLOT) using Zero Finding Logic contrasted with ordinary Zero Finding Logic (ZFC). This paper notices the different presentation measurements like area, power, delay, area delay product (ADP), power delay product (PDP) and effectiveness. Approval of the ZFCLOT put together CSLA is displayed with respect to Cadence stage utilizing 45 nm platform. The presented CSLA utilizing ZFCLOT has shown advanced execution measurements, explicitly, region and power improvement of 47.287% and 49.1%, separately contrasted with the current standard plans.

show abstract

Complex Filter Design for Bluetooth Receiver Application

Cited by 11 publications

References 20 publications

ZnPc based multifunctional devices designed as fast capacitors, rectifiers, infrared detectors and microwave resonators adequate for 6 G technology applications

ZnPc based multifunctional devices designed as fast capacitors, rectifiers, infrared detectors and microwave resonators adequate for 6 G technology applications

Fundamental Digital Module Realization Using RTL Design for Quantum Mechanics

CSA Implementation Using Novel Methodology: RTL Development

Contact Info

Product

Resources

About