Comprehensive Design and Timing Analysis for High speed Master Slave D Flip-Flops using 18 nm FinFET Technology

Shylashree, N.; Bharadwaj, Varchas S.; Yashas, D.; Kulkarni, Vinayak; Bharadwaj, Ajay; Nath, Vijay

doi:10.1080/03772063.2021.1948925

Cited by 4 publications

(1 citation statement)

References 14 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Four thousand three hundred scan flip-flops are having exceptions before generating the timing constraints, those are predefined constraints. After generating constraints, 1200 flip-flops got reported as they have timing [20] exceptions on them. If this issue moves forward in the design flow it will lead to timing failure in lateral stages, the same is applicable to tile-level flops and pipeline flops as well.…”

Section: Resultsmentioning

confidence: 99%

An effective way to generate the shift timing constraints and sanity checks

Afridi¹,

Shylashree²,

Tunga

et al. 2023

IJEECS

View full text Add to dashboard Cite

Design for testability (DFT) is a technique, which facilitates a design to become testable after fabrication. As the technology node is shrinking, complexity of the system-on-chip (SoC) becomes high and inserting DFT and verifying its timing becomes complex. For these complex SoC, generating DFT timing constraints becomes difficult in shift mode and the time required for the generation of these timing constraints is also more. A new methodology proposed to overcome these issues. The main objective of this work is to propose the flow for generating DFT timing constraints for the complex SoC in shift mode, by dividing the design blocks into scan blocks and non-scan blocks. To target the whole design without getting all paths reported, relaxation of the setup, and hold time for non-scan blocks plays crucial role. If not, the time taken to generate DFT timing constraints would be more. Implemented methodology of this paper includes design setup, timing exceptions, and synopsys design constraints (SDC) generation for DFT timing. Design setup consists of all pre-requisites for design such as netlists, timing libraries, and exceptions. Synopsys primetime (PT Shell) is used for all the timing-related checks. Compared to conventional methods, the proposed flow reduces the overall time by 40% to generate constraints.

show abstract

Section: Resultsmentioning

confidence: 99%