2013 International Conference on Computer Communication and Informatics 2013
DOI: 10.1109/iccci.2013.6466153
|View full text |Cite
|
Sign up to set email alerts
|

Compression and decompression of FPGA bitstreams

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2016
2016
2019
2019

Publication Types

Select...
2
1

Relationship

0
3

Authors

Journals

citations
Cited by 3 publications
(1 citation statement)
references
References 10 publications
0
1
0
Order By: Relevance
“…In other compression techniques, the authors put out 3 steps: 1-intelligent arrangement of compression bits which can significantly reduce the cost of the decompression engine; 2-combination of bitmask-based compression and long running code and repeating patterns; 3-parameter selection is beneficial for bit stream compression [16,17]. Moreover, exploring the idea of configuration compression, developing algorithms for identification systems and these algorithms aimed to apply Xilinx Virtex FPGA with minimal hardware modification for significantly reducing the amount of data.…”
Section: Introductionmentioning
confidence: 99%
“…In other compression techniques, the authors put out 3 steps: 1-intelligent arrangement of compression bits which can significantly reduce the cost of the decompression engine; 2-combination of bitmask-based compression and long running code and repeating patterns; 3-parameter selection is beneficial for bit stream compression [16,17]. Moreover, exploring the idea of configuration compression, developing algorithms for identification systems and these algorithms aimed to apply Xilinx Virtex FPGA with minimal hardware modification for significantly reducing the amount of data.…”
Section: Introductionmentioning
confidence: 99%