2013 13th International Symposium on Communications and Information Technologies (ISCIT) 2013
DOI: 10.1109/iscit.2013.6645879
|View full text |Cite
|
Sign up to set email alerts
|

Conception of simulating grounded negative inductor and implementation using operational transconductance amplifiers

Abstract: This paper presents a novel realization of a grounded negative inductor simulator (NIS). The conception of creating grounded NIS is discussed and then a possible circuit realization using operational transconductance amplifier (OTA) is provided. The proposed circuit realization employs only two OTAs, one voltage summing circuit and three capacitors. PSPICE simulations have validated the workability of the proposed NIS in the operating frequency of 10kHz to 10MHz. Keywords-Grounded negative inductor simulators;… Show more

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

1
1
0

Year Published

2016
2016
2021
2021

Publication Types

Select...
1
1

Relationship

0
2

Authors

Journals

citations
Cited by 2 publications
(2 citation statements)
references
References 19 publications
1
1
0
Order By: Relevance
“…8 show that the circuit has a zero point at 620 Hz and a double-pole point at 4.6 MHz, which are determined by R s and C sim , respectively. This is in accordance with the theo- To compare with the similar structures proposed recently [1,3,7,9], Table 2 is compiled, in which the area is calculated by only taking capacitor into account, as it consumes most of the chip area. It is assumed that 1 fF capacitance takes 1 µm 2 of chip area.…”
Section: Simulation Results and Analysissupporting
confidence: 64%
See 1 more Smart Citation
“…8 show that the circuit has a zero point at 620 Hz and a double-pole point at 4.6 MHz, which are determined by R s and C sim , respectively. This is in accordance with the theo- To compare with the similar structures proposed recently [1,3,7,9], Table 2 is compiled, in which the area is calculated by only taking capacitor into account, as it consumes most of the chip area. It is assumed that 1 fF capacitance takes 1 µm 2 of chip area.…”
Section: Simulation Results and Analysissupporting
confidence: 64%
“…There have been a number of attempts to develop inductor simulators, which can perform the analog function of inductance [1][2][3][4][5][6][7][8][9][10][11][12]. The most commonly used structures of these inductor simulators are composed of multiple passive components and complicated operational modules such as current conveyor (CC) [2][3][4][5], current feedback operational amplifier (CFOA) [6], operational trans-conductance amplifier (OTA) [7], current backward trans-conductance amplifier (CBTA) [8] and current differencing buffered amplifier (CDBA) [9]. This is because that they attempt to achieve functional flexibility, i.e., to be reconfigured to form other circuit functions such as frequency dependent negative resistor (FDNR), while aiming at low-frequency applications.…”
Section: Introductionmentioning
confidence: 99%