2020
DOI: 10.1109/tpds.2019.2963030
|View full text |Cite
|
Sign up to set email alerts
|

Concurrent Irrevocability in Best-Effort Hardware Transactional Memory

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1

Citation Types

0
1
0

Year Published

2021
2021
2024
2024

Publication Types

Select...
2
1
1

Relationship

0
4

Authors

Journals

citations
Cited by 4 publications
(1 citation statement)
references
References 19 publications
0
1
0
Order By: Relevance
“…Since it is done on hardware transactional memory, it is called as hardware signatures [2]. Hybrid TM implementations are done to eliminate limitations of STM and HTM and to provide a better TM implementation [10], [22], [21]. In case if read and write bits are added to the cache tag to carry on readset and writeset addresses.…”
Section: Introductionmentioning
confidence: 99%
“…Since it is done on hardware transactional memory, it is called as hardware signatures [2]. Hybrid TM implementations are done to eliminate limitations of STM and HTM and to provide a better TM implementation [10], [22], [21]. In case if read and write bits are added to the cache tag to carry on readset and writeset addresses.…”
Section: Introductionmentioning
confidence: 99%