2008
DOI: 10.1049/iet-cdt:20070060
|View full text |Cite
|
Sign up to set email alerts
|

Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
3
1
1

Citation Types

0
5
0

Year Published

2010
2010
2023
2023

Publication Types

Select...
4
2
1

Relationship

0
7

Authors

Journals

citations
Cited by 10 publications
(5 citation statements)
references
References 7 publications
0
5
0
Order By: Relevance
“…al. [7] presented Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays which described the need of extending operating system to manage the FPGAs. An algorithm has been presented which decides the scheduling and placing of arrival tasks with real time constraints, like deadline, in FPGA device.…”
Section: Literature Surveymentioning
confidence: 99%
“…al. [7] presented Constant complexity scheduling for hardware multitasking in two dimensional reconfigurable field-programmable gate arrays which described the need of extending operating system to manage the FPGAs. An algorithm has been presented which decides the scheduling and placing of arrival tasks with real time constraints, like deadline, in FPGA device.…”
Section: Literature Surveymentioning
confidence: 99%
“…present interesting techniques to deal with task allocation in an FPGA that is being used for HW multitasking, but all of them neglect the fact that reconfiguration in present day FPGAs is a key aspect to make hardware multitasking effective. Another very interesting approach is presented in [9] which deals with the online problem of 2D task scheduling.…”
Section: State Of the Artmentioning
confidence: 99%
“…Second category of the recent work such as [12][13][14][15][16][17][18][19][20] address on-line scheduling in RC systems. Some of these studies such as [13] focuses on real-time and preemptive tasks.…”
Section: Related Workmentioning
confidence: 99%
“…They define alignment status of the free space segments and use it to make the correct decision on task placement position in order to maximize the free space area. In another work [20] , Roman et al have proposed a technique in which FPGA area is divided into four partitions of different sizes. Each partition has an associated queue where the hardware manager places each arriving task depending on its size, shape and real-time parameters as deadline.…”
Section: Related Workmentioning
confidence: 99%