Construction of High-Rate Generalized Concatenated Codes for Applications in Non-Volatile Flash Memories

Spinner, Jens; Rajab, Mohammed; Freudenberger, Jürgen

doi:10.1109/imw.2016.7493571

Cited by 9 publications

(11 citation statements)

References 11 publications

Supporting

Mentioning

Contrasting

Order By: Relevance

“…Next, we consider the decoding performance of the GC codes. In [16] the hard input decoding performance of high-rate GC codes was compared to that of long binary BCH codes. With hard input decoding, GC codes have a performance similar to BCH codes, but with a significantly lower decoding complexity.…”

Section: Decoding Performancementioning

confidence: 99%

See 1 more Smart Citation

Soft input decoder for high‐rate generalised concatenated codes

Spinner

Rohweder

Freudenberger

2018

IET Circuits, Devices & Systems

Self Cite

View full text Add to dashboard Cite

Generalised concatenated (GC) codes are well suited for error correction in flash memories for high-reliability data storage. The GC codes are constructed from inner extended binary Bose-Chaudhuri-Hocquenghem (BCH) codes and outer Reed-Solomon codes. The extended BCH codes enable high-rate GC codes and low-complexity soft input decoding. This work proposes a decoder architecture for high-rate GC codes. For such codes, outer error and erasure decoding are mandatory. A pipelined decoder architecture is proposed that achieves a high data throughput with hard input decoding. In addition, a lowcomplexity soft input decoder is proposed. This soft decoding approach combines a bit-flipping strategy with algebraic decoding. The decoder components for the hard input decoding can be utilised which reduces the overhead for the soft input decoding. Nevertheless, the soft input decoding achieves a significant coding gain compared with hard input decoding.

show abstract

Section: Decoding Performancementioning

confidence: 99%

“…In this paper, we use the same code construction as proposed in [16], but apply bit-flipping decoding to the first three levels of the inner codes [20]. The channel model is an additive white Gaussian noise channel with quantised output symbols as discussed in Section 2 with five reading thresholds (3 soft bits per code bit).…”

Section: Decoding Performancementioning

confidence: 99%

Soft input decoder for high‐rate generalised concatenated codes

Spinner

Rohweder

Freudenberger

2018

IET Circuits, Devices & Systems

Self Cite

View full text Add to dashboard Cite

show abstract

“…However, as Flash capacity continued to rise and MLCs gave way to TLCs, more efficient ECCs were needed, resulting in a transition to soft decoding schemes. Low-density parity-check (LDPC) ECCs [42][43][44][45] are gaining traction in modern SSDs, while concatenated codes for NAND Flash have been also proposed [46][47][48][49].…”

Section: Nand Flash Memory Reliabilitymentioning

confidence: 99%

Reliability of NAND Flash Memories: Planar Cells and Emerging Issues in 3D Devices

2017

View full text Add to dashboard Cite

Abstract:We review the state-of-the-art in the understanding of planar NAND Flash memory reliability and discuss how the recent move to three-dimensional (3D) devices has affected this field. Particular emphasis is placed on mechanisms developing along the lifetime of the memory array, as opposed to time-zero or technological issues, and the viewpoint is focused on the understanding of the root causes. The impressive amount of published work demonstrates that Flash reliability is a complex yet well-understood field, where nonetheless tighter and tighter constraints are set by device scaling. Three-dimensional NAND have offset the traditional scaling scenario, leading to an improvement in performance and reliability while raising new issues to be dealt with, determined by the newer and more complex cell and array architectures as well as operation modes. A thorough understanding of the complex phenomena involved in the operation and reliability of NAND cells remains vital for the development of future technology nodes.

show abstract

“…GC codes and generalised error‐locating (GEL) codes are well suited for error correction in flash memories which require a high reliability [2, 18–24]. Mostly, these codes are constructed from inner nested binary BCH codes and outer Reed–Solomon (RS) codes [4, 25, 26].…”

Section: Introductionmentioning

confidence: 99%

“…Mostly, these codes are constructed from inner nested binary BCH codes and outer Reed–Solomon (RS) codes [4, 25, 26]. In [21], GC codes with inner extended BCH codes were proposed, where single parity‐check codes (SPC) were applied in the first level of the GC code. This construction enables high‐rate GC codes.…”

Section: Introductionmentioning

confidence: 99%