Controlled silicon IC thinning on individual die level for active implant integration using a purely mechanical process

Abstract

We are developing an electrode array for epidural spinal cord stimulation and a thin integrated circuit (IC) is to be embedded in it. This paper focuses on the development and characterization of a manual process for thinning individual IC die and discusses the issues associated with thinning small dice by a manual process. The procedure allows easy and controlled post-separation thinning of small (about 1 mm 2 ) silicon chips by grinding. A systematic approach was followed to characterize the technique and repeatability of the results. With the setup we introduced we were able to control the final thickness of the IC with a standard deviation of 9.2 µm. Although no chemical processing is used, a small grit size film can create smooth surfaces, with roughness comparable to reported values after etching, acting as the socalled "stress-relief" step. Electrical tests performed on a thinned stimulator output stage IC indicated that no die damage was caused by the procedure. Some issues regarding the integration of thinned ICs on flexible substrates and the reliability of gold ball rivet bonds on the ICs' aluminium pads are also discussed.

Considerations and Limits of Embedding Sensor Nodes for Structural Health Monitoring into Fiber Metal Laminates

“…The mechanical method is easy to use and well suited if only a small part of the package has to be removed. Using a polishing machine, as presented in [23], or simply using sandpaper combined with caliper measurements, to know when to stop, the package can be thinned down before soldering. An optical inspection of the thinned package using a reflected-light microscope will reveal any cut bond wires if the package should have been thinned down too much.…”

An ASIC for Recording and Stimulation in Stacked Microchannel Neural Interfaces

“…The complete active MNI is assembled by alternately stacking thinned ASICs [37] and laser cut silicone microchannels [32]. Fig.…”

Realizing flexible bioelectronic medicines for accessing the peripheral nerves – technology considerations

“…In nearly all the efforts described above, the problem of silicon thinning is dealt with at wafer level. Die level thinning has also been reported for prototyping purposes, when ASICs come from multi-project wafers (Giagka et al 2014).…”