1988
DOI: 10.1149/1.2095935
|View full text |Cite
|
Sign up to set email alerts
|

Controlled Undercutting of V‐Groove Channels for InP by Photoresist Etch Mask

Abstract: A photoresist etch mask process has been developed for the etching of v‐grooves in normalInP (001) for channeled substrate laser growth. The relationship between the photoresist (PR) mask undercutting and the dehydration bake temperatures, the postbake temperatures, and the photoresist thicknesses were studied. The native oxide growth during the bake processes was believed to give the extra large undercut.

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1

Citation Types

0
9
0

Year Published

1989
1989
2004
2004

Publication Types

Select...
8

Relationship

0
8

Authors

Journals

citations
Cited by 12 publications
(9 citation statements)
references
References 10 publications
0
9
0
Order By: Relevance
“…This can come about due to changed properties of the etched material induced by the mask material in close vicinity under the mask [30] or due to the formation of a layer (e.g. oxide) at the interface [31,32]. These phenomena usually lead to increased undercutting, which directly influences the formation of wet-etched objects.…”
Section: Discussionmentioning
confidence: 99%
“…This can come about due to changed properties of the etched material induced by the mask material in close vicinity under the mask [30] or due to the formation of a layer (e.g. oxide) at the interface [31,32]. These phenomena usually lead to increased undercutting, which directly influences the formation of wet-etched objects.…”
Section: Discussionmentioning
confidence: 99%
“…The results described in this paper are applicable to the initial processing of semiconductor cathodes for vacuum microelectronics devices (1)(2)(3) and to controlling the blaze angle for optical diffraction gratings (4,5). Each of these applications require control of the sidewall angle Os as shown in Fig.…”
mentioning
confidence: 91%
“…These failures can be caused by defects present in the superstructure (oxide, poly, or metal) (i, 2) or by crystallographic defects present in the silicon substrate (i-4). The generation process of crystallographic defects is a complex function of processing conditions and silicon substrate characteristics (5)(6)(7)(8)(9)(10)(11)(12). Heavy metals present in a processing line can influence the crystallographic defect generation process by providing nucleation sides for the generation of stacking faults (8).…”
Section: Introductionmentioning
confidence: 99%
“…As-received wafers were cleaned by conventional chloroform-acetone-methanol (CAM) solvents, rinsed in distilled water, dried with high purity nitrogen, etched in HF to remove native oxide, and blown dry with high purity nitrogen. In this experiment, two etch masks were used: a) photoresist etch mask (8,9), and b) SiO2 etch mask (10). Windows of the etch masks were aligned along <110> and <110> directions and etched in 5:1 HCI:H~PO4 and BPK-221 (HBr:HzPO4:-K2Cr2OT) etchants, respectively.…”
mentioning
confidence: 99%