2010 International Conference on Embedded Computer Systems: Architectures, Modeling and Simulation 2010
DOI: 10.1109/icsamos.2010.5642051
|View full text |Cite
|
Sign up to set email alerts
|

CORDIC-based LMMSE equalizer for Software Defined Radio

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
1
1
1
1

Citation Types

0
4
0

Year Published

2011
2011
2011
2011

Publication Types

Select...
1

Relationship

1
0

Authors

Journals

citations
Cited by 1 publication
(4 citation statements)
references
References 14 publications
0
4
0
Order By: Relevance
“…This analysis resulted in CORDIC ISA extensions that speedup computation within a single CORDIC iteration including the conditional-add-subtract, shift-conditional-add-subtract, lookup-conditional-add-subtract instructions [17]. While these ISA extensions could be implemented with incremental hardware changes within the existing SIMD vector functional unit and have low memory overhead implementations for hyperbolic functions compared to the baseline implementations that use large lookup tables, they did not demonstrate significant performance improvement [17].…”
Section: Isa Extensions For a Single Cordic Iterationmentioning
confidence: 95%
See 3 more Smart Citations
“…This analysis resulted in CORDIC ISA extensions that speedup computation within a single CORDIC iteration including the conditional-add-subtract, shift-conditional-add-subtract, lookup-conditional-add-subtract instructions [17]. While these ISA extensions could be implemented with incremental hardware changes within the existing SIMD vector functional unit and have low memory overhead implementations for hyperbolic functions compared to the baseline implementations that use large lookup tables, they did not demonstrate significant performance improvement [17].…”
Section: Isa Extensions For a Single Cordic Iterationmentioning
confidence: 95%
“…Additional details regarding the CORDIC functional units and the impact of the CORDIC ISA extensions on power dissipation of wireless algorithms are presented by Senthilvelan [17]. The designs are synthesized with a clock constraint of 600 MHz to match the clock speed of the SB3000.…”
Section: Hardware Synthesis Estimatesmentioning
confidence: 99%
See 2 more Smart Citations