2018 IEEE 23rd International Conference on Emerging Technologies and Factory Automation (ETFA) 2018
DOI: 10.1109/etfa.2018.8502463
|View full text |Cite
|
Sign up to set email alerts
|

Counterexample-guided inference of controller logic from execution traces and temporal formulas

Help me understand this report

Search citation statements

Order By: Relevance

Paper Sections

Select...
2
1
1
1

Citation Types

0
7
0

Year Published

2019
2019
2022
2022

Publication Types

Select...
2
1

Relationship

2
1

Authors

Journals

citations
Cited by 3 publications
(7 citation statements)
references
References 12 publications
0
7
0
Order By: Relevance
“…An LTL specification can be verified using a model checker tool. In order to take into account liveness properties we use a closed loop [37] verification with formal model of a plant [8].…”
Section: Problem Statementmentioning
confidence: 99%
See 2 more Smart Citations
“…An LTL specification can be verified using a model checker tool. In order to take into account liveness properties we use a closed loop [37] verification with formal model of a plant [8].…”
Section: Problem Statementmentioning
confidence: 99%
“…This is countered by greedy guard conditions minimization, but it does not guarantee the result minimality. In [8] fbCSP is extended with a counterexample prohibition procedure similar to [34] to account for LTL properties. Guard conditions are represented with fixed-size conjunctions of positive/negative literals of input variables.…”
Section: Related Workmentioning
confidence: 99%
See 1 more Smart Citation
“…Described types of specification, behavior examples and temporal properties, may be combined [5], [6], [26], [28]. Indeed, when searching for a finite-state model of a legacy system based on its behavior examples, it is often helpful to restrict its possible behavior by ensuring its compliance with temporal properties which may be derived from documentation or analysis.…”
Section: Introductionmentioning
confidence: 99%
“…Known methods allowing synthesis of minimal-sized state machines from both behavior examples and temporal properties [5], [6], [26] are based on the use of SAT solvers and counterexample-guided inductive synthesis (CEGIS) [2], [18], [25]. CEGIS is an iterative procedure, in which the model is synthesized from positive and negative examples, where negative examples are produced by verifying candidate models against temporal properties and collecting counterexamples produced by a model checker.…”
Section: Introductionmentioning
confidence: 99%